

# INDEX

## (including supplement sections)

Note: Page numbers for defining references are given in color.

### & \* % \$ # @ !

$\lceil \rceil$  (ceiling function) 53

$\Delta I_{CC}$  145

$\vee$  (vee) 187

$\wedge$  (wedge) 186

!\$ (ABEL XNOR) 245

! (ABEL NOT) 245, 246, 397

! (Verilog logical NOT) 304

!= (ABEL inequality) 253

!= (Verilog logical inequality) 304

! vs. ~, Verilog 304

# (ABEL OR) 245

# (Verilog delay specifier) 330

# (Verilog parameter substitution) 309

\$ (ABEL XOR) 245

\$ (Verilog built-in functions and tasks) 293, 329

% (Verilog modulus) 301

&& (Verilog logical AND) 304

& (ABEL AND) 245

& (Verilog AND) 296

& (VHDL concatenation operator) 265, 751, XCvhd-3

-> (ABEL test-vector operator) 253

-> (ABEL unlocked truth-table operator) 250

- (ABEL subtraction) 253

- (Verilog subtraction) 301

- (VHDL subtraction) 488

\* (ABEL multiplication) 497

\* (optional sections) xvi

\* (Verilog multiplication) 301

\* (VHDL multiplication) 502

\* suffix 544, 546

+ (ABEL addition) 253, 719

+ (Verilog addition) 301

+ (VHDL addition) 488

$\oplus$ , Exclusive OR symbol 234, 447

.AP suffix, ABEL 612

.AR suffix, ABEL 612

.C. symbol, ABEL 622

.CLK suffix, ABEL 612

.FB suffix, ABEL 616, 617

.OE suffix, ABEL 424, 612

.PIN suffix, ABEL 617

.Q suffix, ABEL 617

.SP suffix, ABEL 612

.SR suffix, ABEL 612

.X. symbol, ABEL 245

/ (Verilog division) 301

/= (VHDL inequality) 276, 466

/ prefix, ABEL 244

:, in bus name 359

:= (ABEL clocked assignment) 612

:= (VHDL variable assignment) 280

:> (ABEL clocked truth-table operator) 613

< (ABEL less than) 253

< (Verilog less than) 304

< (VHDL less than) 276

<< (Verilog shift left) 301

<= (ABEL less than or equal) 253

<= (Verilog less than or equal) 304

<= (Verilog nonblocking assignment) 315

<= (VHDL less than or equal) 276

<= vs. =, Verilog 316

= (ABEL unlocked assignment) 246, 248

= (Verilog blocking assignment) 315

= (VHDL equality) 276, 466

== (ABEL equality) 253

== (Verilog logical equality) 304

= vs. <=, Verilog 316

> (ABEL greater than) 253

> (Verilog greater than) 304

> (VHDL greater than) 276

>= (ABEL greater than or equal) 253

>= (Verilog greater than or equal) 304

>= (VHDL greater than or equal) 276

>> (Verilog shift right) 301

?: (Verilog conditional operator) 305, 311, 431, 445, 492

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- ? bit value, Verilog 323
- @ALTERNATE directive, ABEL 245
- @CARRY directive, ABEL 488, XSabl-21
- @DCSET directive, ABEL ABEL-1
- [ ] (Verilog part-select operator) 752
- ^ (Verilog XOR) 296
- ^^ (Verilog XNOR) 296
- ~b binary prefix, ABEL 253
- ~h hexadecimal prefix, ABEL 253
- \_L suffix 348, 387, 390, Dec-1
- { } (ABEL equation-block delimiters) 250
- { } (Verilog concatenation operator) 300, 752
- | (Verilog OR) 296
- || (Verilog logical OR) 304
- ~ (Verilog NOT) 296
- ^^ (Verilog XNOR) 296
- ~ vs. !, Verilog 304
- ' prefix, as in '139 387
- 0**
- 0 3
- 0 and 1 3, 7, 8, 25, 80, 86, 185, 348, 804
- 0s catching 539, 540
- 0-set 230
- 0x prefix 29
- 1 3
- 10's complement 35
- 10's-complement representation 50
- 1076, IEEE VHDL standard 270
- 1164, IEEE standard logic package 261, 265, 266, 270
- 128V64 840
- 16V8 XSabl-8
- 16V8C 694, 703, XCabl-11
- 16V8R 703, 740, XSabl-2, XSabl-8
- 16V8S 703, 703
- 1-bit parity code 60
- 1-out-of-10 code 51
- 1-out-of-*m* code 384
- 1-out-of-*n* code 55, 562
- 1s catching 539, 540
- 1s-counting machine 566, XSabl-4
- 1-set 230
- 20V8 706, 719
- 20V8C XCabl-5, XCabl-6
- 22V10 706, XCabl-7, XCabl-8, XCabl-14, XCabl-15, XCabl-17, XCabl-19, XCabl-20, XCabl-21, XSabl-2, XSabl-8
- 2421 code 50
- 28C010 811
- 28C040 811
- 28C256 811
- 28C64 811, 828
- 2<sup>*n*</sup>-to-*n* encoder 408
- 2-to-4 decoder 384, 389, 390, Dec-1
- 3-to-8 decoder 386, 387, 390
- 4000-series CMOS 141
- 4B5B code 779
- 4-to-16 decoder 390
- 4-to-2 encoder 412
- 54 prefix 99, 141
- 54-series parts 143, 167
- 5-to-32 decoder 390
- 5-variable Karnaugh map 235, 564
- 5-V-tolerant inputs 153, 154
- 5-V-tolerant outputs 154
- 6-variable Karnaugh map 236
- 7497 793
- 74AC (Advanced CMOS) 128, 148
- 74ACT (Advanced CMOS, TTL compatible) 128, 135, 148
- 74ACT74 686
- 74AHC (Advanced High-speed CMOS) 143
- 74AHCT (Advanced High-speed CMOS, TTL compatible) 143
  - timing 366, 367
- 74ALS (Advanced Low-power Schottky TTL) 166
- 74ALS74 775
- 74ALVC164245 155
- 74AS (Advanced Schottky TTL) 166
- 74AS374 1
- 74AS4374 1
- 74F (Fast TTL) 166
- 74F373 774
- 74F374 774
- 74F74 686, 774
- 74FCT (Fast CMOS, TTL compatible) 128, 135, 149
  - timing 367
- 74FCT-T (Fast CMOS, TTL compatible with TTL  $V_{OH}$ ) 149
- 74HC (High-speed CMOS) 142
- 74HCT (High-speed CMOS, TTL compatible) 142
  - timing 366, 367
- 74HCT00 360
- 74HCT04 360
- 74LS (Low-power Schottky TTL) 166, 689
  - timing 366, 367
- 74LS00 166, 360
- 74LS138 368
- 74LS139 368
- 74LS74 534, 540, 611, 773, 774, 775
- 74LS74 circuit 535, 611
- 74LS86 368
- 74 prefix 99, 141
- 74S (Schottky TTL) 166, 493
- 74S174 774
- 74S373 774
- 74S374 774
- 74S74 774
- 74-series parts 141, 143, 342
- 74VHC (Very High-speed CMOS) 143
- 74VHC1G08 14
- 74VHCT (Very High-speed CMOS, TTL compatible) 143
- 74x00 143, 166, 361, XCbb-2
  - timing 366
- 74x02 361
  - timing 366
- 74x03 361
- 74x04 361, XCbb-2, 4
  - timing 366

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- 74x08 361, XSbb-8  
 timing 366
- 74x10 361, 2  
 timing 366
- 74x109 540, 686
- 74x11 361  
 timing 366
- 74x138 143, 149, 367, 386, 387,  
 387–395, 399, 403, 418, 424,  
 452, 717, XCbb-7, XCbb-8,  
 XCbb-10
- 74x139 389, 440, 813, Dec-1  
 timing 367
- 74x14 361  
 timing 366
- 74x148 411–413, Enc-1, XCbb-5,  
 XCbb-6, XCbb-7, XCbb-8,  
 XCbb-10
- 74x151 433–438,  
 XCbb-1–XCbb-2, XCbb-5,  
 XCbb-6  
 timing 367
- 74x153 436, Mux-1, XCbb-3  
 timing 367
- 74x157 434–436, 440,  
 XCbb-2–XCbb-3, XCbb-11,  
 XCbb-12, XSbb-8  
 timing 367
- 74x160 716
- 74x161 716
- 74x162 716, 725
- 74x163 713–719, 725, 765,  
 Cntr-1–Cntr-3, 2, 4,  
 XSbb-4–XSbb-7
- 74x164 Sreg-1, 4, XSbb-7
- 74x16540 422
- 74x166 Sreg-1, 2, XSbb-6
- 74x169 716, 725
- 74x174 692  
 timing 684
- 74x175 691  
 timing 685
- 74x181 482–484
- 74x182 367, 485–487  
 timing 367
- 74x194 730–730, 738, 740, 765,  
 XSbb-8
- 74x20 361  
 timing 366
- 74x21 361  
 timing 366
- 74x240 422
- 74x241 765
- 74x245 423
- 74x251 436, 436, XCbb-2
- 74x257 436
- 74x266 361
- 74x27 361, 4  
 timing 366
- 74x273  
 timing 685
- 74x280 449, 450, 451, 454, 455,  
 456  
 timing 367
- 74x283 460, 461, 479–482,  
 XSbb-8  
 timing 367
- 74x299 Sreg-2
- 74x30 361  
 timing 366
- 74x32 361  
 timing 366
- 74x32244 422
- 74x373 527, 693  
 timing 685
- 74x374 527, 692, 717, 765  
 timing 685
- 74x375 686
- 74x377 693, 717, 765, 767, 4,  
 XSbb-7, XSbb-8  
 timing 685
- 74x381 484, 492–493  
 timing 367
- 74x382 484
- 74x49 Dec-3
- 74x540 422, 431
- 74x541 421, 450
- 74x682 463, 463, 466, 470,  
 XCabl-9, XCabl-11, XCbb-9,  
 XCbb-11, XCbb-12  
 timing 367
- 74x74 686  
 timing 684
- 74x83 479
- 74x85 460, 461–463, 470–473,  
 XCabl-9, XCbb-9
- 74x86 361, 448, 458, 738,  
 XCbb-11, XCbb-12  
 timing 366
- 74x999 477
- 74x prefix 144, 387
- 82S100 373
- 8421 code 50
- 8B10B code 56, 71, 74
- 8-input priority encoder 411, Enc-1
- 8-to-3 encoder 408
- 9s' complement 38
- ## A
- a*, asynchronous event frequency  
 773
- ABEL (Advanced Boolean  
 Equation Language) 238
- ABEL 9, 15, 243–255
- !\$ (XNOR) 245
- ! (NOT) 245, 246, 397
- != (inequality) 253
- # (OR) 245
- \$ (XOR) 245
- & (AND) 245
- > (test-vector operator) 253
- > (unlocked truth-table  
 operator) 250
- (subtraction) 253
- \* (multiplication) 497
- + (addition) 253, 719
- .AP suffix 612
- .AR suffix 612
- .C., clock edge 622
- .CLK suffix 612
- .FB suffix 616, 617
- .OE suffix 424, 612
- .PIN suffix 617
- .Q suffix 617
- .SP suffix 612
- .SR suffix 612
- .X. symbol 245
- / prefix 244
- := (clocked assignment) 612
- < (less than) 253

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- <= (less than or equal) 253
- == (equality) 253
- = operator 248
- = unlocked assignment 246
- > (greater than) 253
- >= (greater than or equal) 253
- @ALTERNATE directive 245
- @CARRY directive 488, XSabl-21
- @DCSET directive ABEL-1
- ~b binary prefix 253
- ~h hexadecimal prefix 253
- { } (equation-block delimiters) 250
- addition 719
- attribute suffix 424, 612, 616
- buffer keyword 248
- case sensitivity 244
- case statement 614
- clocked assignment operator, := 612
- clocked truth-table operator, :=> 613
- com keyword 244
- comments 244
- compiler 244, 554
- constant expression 392
- counters 719–721
- current-state-variables 618
- dc keyword ABEL-1
- device declaration 244
- don't-care
  - input combination 251
- don't-care input combination ABEL-1
- else clause 248, 614
- ENABLE keyword 246
- end statement 245
- equation block 250
- equations 245
  - state variable on lefthand side 614
- equations statement 245
- goto statement 614
- identifier 244
- if statement 614
- input-list 250, 253
- intermediate equation 247,
  - XCabl-4
- invert keyword 248
- istype keyword 244, 612
- language processor 244
- latches 694–697
- module statement 244
- neg keyword 248
- next-state-variables 618
- NOT prefix 244
- operator precedence 245
- other declarations 245
- output-list 250, 253
- pin declarations 244
- pin definitions 397
- pos keyword 248
- precedence 245
- property list, istype 244
- range 251
- registers 694–697
- reg keyword 612
- relation 253
- relational expression 253
- relational operators 253
- retain property 695
- set 251, 614, 618
- shift registers 740–748
- state\_diagram 613
- state diagram 614–621
- state keyword 614
- state-machine coding style 629
- state-value 614
- state-vector 614
- string 244
- test\_vectors 245
- test\_vectors keyword 253
- test vectors 245, 253–255, 622
- title 244
- truth\_table keyword 250
- truth table 250, 613, ABEL-1
- unlocked assignment operator, = 246, 248
- unlocked truth-table operator, -> 250
- when statement 248
- with statement 620
- abnormal state 584, 732, 733
- absolute maximum ratings 153
- absolute maximum ratings, TTL 169
- AC (Advanced CMOS) 128, 148
- access time from address 815, 825
- access time from chip select 815, 826
- AC fanout 111
- AC load 116, 763
- ACT (Advanced CMOS, TTL compatible) 128, 135, 148
- Actel Corporation 859
- Active-HDL xx, 337
- active high 348
- active-high clock 522
- active-high pin 349
- active level 348, 351, 352, 353, 386, 390, 399–400, 404–405, Dec-1, XCbb-5
- active-level naming convention 348
- active-level suffix 355
- active low 348
- active-low clock 522
- active-low pin 349
- active mode 815
- active pull-up 133
- active region 158, BJT-2
- actual parameters, VHDL 265
- adders 474–487
  - ABEL 487–488
  - Verilog 490–493
  - VHDL 488–490
- adding out 189, 202, 203, 476
- addition 32
  - ABEL 719
  - Verilog 301
- address hold time 826
- address input 800
- address setup time 826
- adjacency diagram 605
- adjacent states 606
- advanced courses xvi
- Advanced Micro Devices (AMD) 508, 859
- after keyword, VHDL 284

- AHC (Advanced High-speed CMOS) 143, 153, 154
- AHCT (Advanced High-speed CMOS, TTL compatible) 143
- A-law PCM 816, 820
- Aldec, Inc. xx
- Alfke, Peter 788
- algebraic operator 186
- algorithmic state machine (ASM) 664
- chart 664
- all inclusion 553, 574
- almost one-hot coding 633
- alpha particle 58
- Alred, G. J. 508
- Alternate Mark Inversion (AMI) 72
- ALU 474
- always block, Verilog 312
- always keyword, Verilog 312
- amandarin 12
- ambiguous state diagram 571, 573, 576
- American National Standards Institute (ANSI) 347
- American Standard Code for Information Interchange (ASCII) 53
- amplifier 158, BJT-2
- analog 3
- analog electronics 1
- analog-to-digital converter XSbb-1
- analog vs. digital 3–6, 7–8, 79
- analysis, combinational-circuit 183
- AND gate 6, 82, 186, 194, 210
- CMOS 93
- symbol 346
- and gate, Verilog 306
- AND operation 187
- AND-OR circuit 193, 202, 204, 208, 209, 211, 215, 226, 229, BiPLD-1
- AND-OR device 370
- AND-OR-INVERT (AOI) gate, CMOS 94, 175
- AND plane, PLA BiPLD-1
- Angell, R. 508
- anode 156, Diode-1
- ANSI (American National Standards Institute) 347
- ANSI-style port declarations, Verilog 298
- application-specific integrated circuit (ASIC) 16–17, 237, 343, 543, 566, 590, 758, 763, JKSM-3
- design 22, 342, 526
- approved-part number CAD-3
- approved parts list CAD-3
- architecture, VHDL 257
- architecture-control fuses, GAL16V8 378
- architecture definition, VHDL 257, 259
- architecture keyword, VHDL 258
- arguments, VHDL 265
- arithmetic and logic unit (ALU) 482, 759
- arithmetic operators, Verilog 301
- arithmetic shift 748
- array, Verilog 302
- array, VHDL 263
- type matching 276
- array index, Verilog 302
- array index, VHDL 263
- array keyword, VHDL 263
- array literal, VHDL 264
- array slice, VHDL 265
- array type, unconstrained 265
- array types, VHDL 263
- arrow, state-diagram 548
- ASCII (American Standard Code for Information Interchange) 53
- Ashenden, Peter J. 336
- ASIC
- place-and route 242
- ASIC (application-specific integrated circuit) 16–17, 237, 343, 543, 566, 590, 758, 763, JKSM-3
- ASIC design 370, 765
- ASIC routing 763
- ASM (algorithmic state machine) 664
- ASM chart 664
- assert 348
- asserted 3
- assert statement, VHDL 288
- assign keyword, Verilog 293, 310, 330
- assignment-statement sizing, Verilog 300
- associative law 188
- asterisk (optional sections) xvi
- asymmetric output drive 143
- TTL TTL-6
- asynchronous clear input 725
- asynchronous design 2
- asynchronous inputs, flip-flop 533
- asynchronous input signal 759, 767
- asynchronous reset, 22V10 706
- asynchronous signals 679, 758
- asynchronous SRAM 829
- Asynchronous Transfer Mode (ATM) 171, ECL-1
- ATM *See* Asynchronous Transfer Mode
- ATM (Asynchronous Transfer Mode) 171
- Atmel Corporation 859
- attribute statement, VHDL 633
- attribute suffix, ABEL 424, 612, 616
- automatic tester DFT-2
- automatic test-pattern-generation program 625, 644, 662
- auto-refresh cycle, SDRAM 839
- auto-router CAD-8
- axiom 185

## B

- β BJT-3
- baby from hell 5
- back annotation CAD-3
- back annotator 240
- back-end design process 242–243
- Bakeman, Ken xxiv
- balanced code 71
- bank, DRAM 834

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly. ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- barrel shifter 516, [XCabl-1](#),  
[XCbb-1](#), [XCver-1](#), [XCvhd-1](#)
- base, number system 26
- base, transistor 158, [BJT-1](#)
- basis step 190
- Baylis, John 74
- ~b binary prefix, ABEL 253
- BCD (binary-coded decimal) 48
- BCD addition 50
- BCD code 384, 408, Dec-3
- BCD decoder 386
- bed of nails [DFT-2](#)
- begin–end block, Verilog 317
- begin keyword, Verilog 317
- begin keyword, VHDL 258
- behavioral description, Verilog 312
- behavioral description, VHDL 278
- behavioral design, Verilog 312–329
- behavioral design, VHDL 278–284
- behavioral model [CAD-5](#)
- behavioral specification, Verilog 292
- bias 39
- BiCMOS logic 155
- bidirectional bus 423
- bidirectional data bus 828
- bidirectional pins, PLD 375, 424,  
[BiPLD-2](#)
- bidirectional shift register 730
- big picture 23
- billions and billions 48, 55, 341,  
509, 520, 821, 861, [Pmin-5](#)
- bill of materials (BOM) 343
- binary adder, serial 758
- binary addition 32
- binary-addition table 32
- binary-coded decimal (BCD) 48
- binary counter 719
- binary decoder 384, 440
- binary digit 25, 26, 80
- binary division 47–48
- binary encoder 408
- binary operator 189
- binary point 27
- binary prefix, ABEL 253
- binary radix 26
- binary rate multiplier 793
- binary subtraction 32
- binary-subtraction table 32
- binary-to-hexadecimal conversion 27
- binary-to-octal conversion 27
- binomial coefficient 49, 56, 561,  
[Pmin-5](#)
- bipolar junction transistor (BJT) 84, 158–160, [BJT-1](#)–[BJT-3](#)
- bipolar logic family 85
- bipolar PAL devices 703
- bipolar PLA circuit [BiPLD-1](#)
- bipolar PROM 810
- Bipolar Return-to-Zero (BPRZ) 72
- bipolar ROM 808
- biquinary code 50
- Birkner, John 508
- bistable 523–526, 590
- bit 26, 80
- bit\_vector type, VHDL 260
- bit cell 69
- bit line 804
- bit rate 69
- bit select, Verilog 300
- bits per second 69
- bit time 69
- bit type, VHDL 260
- bit vector, Verilog 295, 299–302
- bitwise boolean operators, Verilog 295
- BJT (bipolar junction transistor) 84, 158–160
- Blake, Gary 508
- block, Verilog 317
- block diagram 343, 344, 355, 357,  
438, 11
- blocking assignment operator,  
Verilog = 315
- blocking assignment statement,  
Verilog 315, 331, 648
- blocking vs. non-blocking  
assignments, Verilog 648,  
755
- Bly, Robert W. 508
- board-level design 22
- Bolton, Martin 789
- BOM (bill of materials) 343
- Boole, George 184, 229
- boolean, VHDL 261
- Boolean algebra 184, 229  
*See also* switching algebra
- boolean operators, Verilog 295
- boolean reduction operators,  
Verilog 302
- boolean type, VHDL 260
- boolean vs. logical, Verilog 304
- bootstrap ROM module 805
- borrow 32, 43, 476
- boundary inputs, iterative-circuit 459, 756
- boundary outputs, iterative-circuit 459, 756
- boxed comments xviii
- BPRZ (Bipolar Return-to-Zero) 72
- bps 69
- branching method 221, [Pmin-8](#)
- Brayton, R. K. [Pmin-8](#)
- breakdown, diode [Diode-2](#)
- Brown, Charlie 526
- Brusaw, C. T. 508
- bubble 83, 90
- bubble-to-bubble logic design 351–353, 389, 390, 438, 448,  
Dec-2, [XCbb-7](#)
- buffer 80, 350  
symbol 346
- buffer keyword, ABEL 248
- buffer keyword, VHDL 259
- buf gate, Verilog 306
- bufif0 gate, Verilog 306
- bufif1 gate, Verilog 306
- bugs 5
- built-in gate types, Verilog 306
- buried flip-flops 588
- buried macrocell 841
- burn-in [Rel-2](#)
- burst length 839
- burst mode 830
- burst-read cycle, SDRAM 838
- burst-write cycle, SDRAM 839
- bus 344–346, 358–359, 364,  
[CAD-3](#)  
bidirectional 423

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- open-drain 137
  - bus, open-drain 137–138
  - bus fighting 826
  - bus holder circuit 690, 788
  - business practices 3
  - bus transceiver 423, 424, 431
  - BUT (function) 233
  - BUT flop 674
  - BUT gate 233, 511
  - butification 512
  - byte 28
- C**
- C 10
  - C++ 10
  - CAD *See* computer-aided design
  - Cadence Design Systems 290
  - CAE (computer-aided engineering) 9, CAD-1
    - See also* computer-aided design
  - call, Verilog function 327
  - call, Verilog task 328
  - call, VHDL function 265
  - call, VHDL procedure 269
  - canonical product 198, 205, 210, 222, Min-1
  - canonical sum 198, 199, 205, 210, 214
  - Cantoni, Antonio 789
  - capacitance, stray 115
  - capacitive load 115, 116, 365, 370
  - capacitive loading 170
  - capacitors, decoupling 124, TTL-3
  - capacitors, filtering 124
  - carburetor 4
  - car heater 521
  - carpet 113
  - carry 32, 43
  - carry bit XSabl-4
  - carry generate 478, 492
  - carry lookahead 478
  - carry-lookahead adder 479
  - carry out 474
  - carry propagate 478, 492
  - carry-save addition 496
  - cascaded elements 680
  - cascaded synchronizers 777
  - cascading inputs, comparator 461
  - cascading inputs, iterative-circuit 459, 756
  - cascading outputs, iterative-circuit 459, 756
  - case keyword, Verilog 321
  - case keyword, VHDL 282
  - case sensitivity 354
    - ABEL 244
    - Verilog 293
    - VHDL 258
  - case statement, ABEL 614
  - case statement, Verilog 310, 321, 404
    - full 322
    - parallel 321
  - case statement, VHDL 282
  - casex keyword, Verilog 323
  - casex statement, Verilog 323
  - casez keyword, Verilog 323
  - casez statement, Verilog 323
  - CAS latency 837
  - cathode 156, Diode-1, Diode-2
  - causality 362, 527
  - CCD (charge-coupled device) 822
  - CD (compact disc) 4, 81
  - CD-R (writeable compact disc) 81
  - ceiling function 53
  - central office (CO) 4, XSbb-1
  - central processing unit (CPU) 799
  - Chandrakasan, A. 174, 508
  - Chaney, Thomas J. 775, 789
  - character, VHDL 260, 261
  - characteristic equation 540, 544, 550, 551, 564, 578, JKSM-1, JKSM-3
  - characteristic impedance 182
  - characteristic impedance  $Z_0$  Zo-1
  - charge-coupled device (CCD) 822
  - charge pump 812
  - Charlie Brown 526
  - check bits 60
  - checksum 68
  - checksum code 68
  - Chicago, Illinois XSabl-13, XSver-6, XSvhd-5
  - chip 6
  - chip-select (CS) input 813
  - chip-select setup time 826
  - chip viewer 240
  - chip vs. IC 12
  - Chua, H. T. 508
  - Ciletti, Michael D. 336
  - $C_{INmax}$  146
  - circle 548
  - circuit description 184, 343
  - circuit specification 342
  - circular reasoning 559
  - circular shift 748
  - Cisco Systems xxiii
  - $C_L$  123
  - clamp diode 153, 160, TTL-2, Zo-6
  - clam shell DFT-4
  - Clare, Christopher R. 664
  - Clark Kent 526
  - CLB (configurable logic block) 850–854
  - clear input 527, 533, 680, DFT-3
  - clock 7, 522, 523
    - distribution 172, ECL-3
    - frequency 522
    - gated 765–767, Sreg-1
    - in synchronous system 758
    - jitter 684
    - period 522
    - recovery 740
    - skew 683, 684, 759, 766
    - tick 522, 542
  - clocked assignment operator, ABEL := 612
  - clocked synchronous state machine 523, 542
  - clocked truth-table operator, ABEL :=> 613
  - clock-enable input 534
  - clock skew 759, 762–765
  - CML (current-mode logic) 170–173, ECL-1–ECL-3
    - See also* emitter-coupled logic (ECL)
  - CMOS
    - logic 81

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- CMOS (complementary MOS)  
 85–151, 171, 421, 763,  
 ECL-1  
 4000-series 141  
 AND 93  
 AND-OR-INVERT (AOI) gate 94,  
 175  
 gates 368  
 inverter 88–90  
 latch-up 113  
 load 147  
 logic 80, 88  
 NAND gate 90  
 NOR gate 91  
 OR-AND-INVERT (OAI) gate 95,  
 175  
 OR gate 93  
 PLD circuits 380–382  
 technology 18, 19  
 transfer characteristic 130  
 transmission gate 129–130  
 TTL interfacing 103, 106, 142  
 unused inputs 112
- CMOS/TTL interfacing 103, 106,  
 142
- CMOS vs. TTL 85
- CO (central office) 4
- Coburn, James 73
- code 48–56, 384
- coded state 560, 572, 605
- coded states 606
- code rate 78
- code word 48
- coding 241
- coding style  
 state-machine 682  
 Verilog 291, 298, 299, 303,  
 304, 305, 314, 316, 317,  
 321, 322, 323, 325, 327,  
 333, 407, 648, 650, 652,  
 657, XSver-3  
 Verilog state-machine 649  
 VHDL 289–290, 628, 632  
 VHDL state-machine 628
- Cohen, Danny XSbb-7
- collector, transistor 158, BJT-1
- colon, in bus name 359
- color  
 for ABEL keywords 244  
 for expressions 186  
 for Verilog keywords 293  
 for VHDL keywords 258
- column address, DRAM 836
- column-address register, SDRAM  
 836
- combinational carry output 721
- combinational circuit 6, 82, 183,  
 521  
 speed 210
- combinational-circuit analysis 183,  
 199–204
- combinational-circuit synthesis  
 183, 205–222
- combinational multiplier 494
- combinational vs. combinatorial  
 376
- combination lock 568
- combination-lock state machine  
 620, 623, 637, 656, XSabl-5
- combinatorial Pmin-5
- combining theorem 189, 211,  
 Pmin-4
- com keyword, ABEL 244
- comma in Verilog sensitivity list  
 314
- command input 760
- comments  
 ABEL 244  
 Verilog 293  
 VHDL 258
- committee, designed by 629
- common-emitter configuration  
 159, BJT-2
- common-mode signal 172, ECL-3
- communication 3, 344
- commutative law 188
- compact disc (CD) 4, 81, 816
- compact-disc player 799
- companded encoding 816
- comparators 319, 326, 458–473,  
 759, XCabl-11, XCbb-11  
 ABEL 466  
 HDL 463–466  
 iterative 459
- parallel 459  
 serial 756  
 Verilog 469–473  
 VHDL 466–468
- comparing numbers 33
- comparison, Verilog 304
- compatible states 599
- compilation 241
- compiler  
 ABEL 244  
 HDL 239  
 Verilog 305, 307, 322, 330  
 VHDL 257, 266, 269, 270, 294
- complement 186  
 of a logic expression 192
- complementary MOS *See* CMOS
- complement number system 35
- complete set 233
- complete sum 218, 229, 236,  
 Min-9
- complete test set DFT-2
- complex programmable logic  
 device (CPLD) 15, 23, 378,  
 543, 840, 841–849, 859  
 fitter 379  
 fitting 242  
 macrocell 379, 452  
 programming technology 382  
 Xilinx XC9500 841–849
- component declaration, VHDL 272
- component failure rate Rel-2, Rel-4
- component instantiation, Verilog  
 307
- component keyword, VHDL 272
- component library CAD-2
- component location CAD-3
- component model CAD-4
- component statement, VHDL 272
- component type CAD-2
- component value CAD-2
- computer-aided design (CAD) 9,  
 189, 347, 350,  
 CAD-1–CAD-8  
 program 577  
 software 577, 763, 764  
 tools 9–10, 576,  
 CAD-1–CAD-8

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.



- analog simulator CAD-5
  - computer-aided engineering (CAE) 9, CAD-1
  - See also* computer-aided design
  - Computer History Museum 809
  - computer-science students xvii
  - computing the radix complement 36
  - concatenation operator &, VHDL 265, 751, XCVhd-3
  - concatenation operator {}, Verilog 300, 752
  - concurrent signal-assignment statement, VHDL 276
  - concurrent statement, Verilog 306
  - concurrent statement, VHDL 271
  - condition, Verilog 318
  - conditional assignment, VHDL 278
  - conditional concurrent signal-assignment statement, VHDL 276
  - conditional operator ?:, Verilog 305, 311, 431, 445, 492
  - condition input 760
  - conductive wrist strap 113
  - conference circuit 818
  - configurable logic block (CLB) 850–854
  - configuration management
    - Verilog 293
    - VHDL 258
  - configuration register, SDRAM 839
  - connection flag CAD-3
  - consensus 190, 226
  - consensus term 602, 611, 694
  - consensus theorem 190, 223
  - constant, VHDL 261
  - constant declaration, VHDL 263
  - constant expression 299
    - ABEL 392
  - constant logic value 112
  - constant outputs, PLA 372
  - constants, Verilog 299, 305
  - constants, VHDL 263
  - constraints 242
    - fitter 379
  - contact bounce 687
  - continuous-assignment statement, Verilog 310, 313, 431
  - controllability DFT-5
  - control unit 759
  - CONV\_INTEGER function, VHDL 268
  - converting VHDL types 267
  - Conway, Lynn 663, 789
  - cooling 171, ECL-1
  - core logic 151
  - cosmic rays 58, 79, 98
  - cost 2, 6, 16, 17, 22, 23, 284, 443, 584, 828, DFT-1, DFT-6
  - combinational-circuit 211, 216, 220
    - of PLD-based designs 710
    - state-machine 560, 563, 565, JKSM-5, XSabl-2, XSabl-8
  - Costello, D. J. Jr. 74
  - counters 710–718, 759
    - ABEL 719–721
    - cascaded 680
    - synchronous 711
    - synchronous parallel 712
    - synchronous serial 712
    - Verilog 725–727
    - VHDL 721–725
  - cover 189
  - covering theorem 189
  - covers 217
  - CPLD *See* complex programmable logic device
  - CPU (central processing unit) 799
  - CRC (cyclic-redundancy check) 65
  - critical race 597, 597
  - critical signal paths CAD-7
  - CS-controlled write 826
  - cube representation Pmin-2
  - Cummings, Clifford E. 336, 648, 664
  - CUPL (Compiler Universal for Programmable Logic) 238
  - current
    - direction, CMOS 106
    - direction, TTL 164, TTL-5
  - flow, CMOS 106
  - flow, TTL 164, TTL-5
  - leakage 88, 133, Diode-2
  - sinking 106
  - sourcing 106
  - TTL sinking 162, TTL-3
  - TTL sourcing 162, TTL-4
  - current-mode logic (CML) 170–173, ECL-1–ECL-3
    - See also* emitter-coupled logic (ECL)
  - current spikes 124
    - TTL TTL-3
  - current-state-variables, ABEL 618
  - cursing Pmin-8
  - custom LSI 16
  - custom VLSI 381
  - cut off (OFF) 159, BJT-2
  - cut set 594
  - $CV^2f$  power 123, 142
  - cyclic-redundancy-check (CRC) code 65
  - Cypress Semiconductor 775, 789
- ## D
- data bit 364
  - dataflow description, Verilog 310–312
  - dataflow description, VHDL 275–278
  - dataflow design, Verilog 310–312
  - dataflow design, VHDL 275–278
  - data hold time 826
  - Data I/O Corporation 243
  - data output 800
  - data setup time 826
  - data sheet 98
    - CMOS 98–100
    - TTL 166
  - data unit 759
  - dating 208
  - DC balance 71, 740
  - DC fanout 111
  - dc keyword, ABEL ABEL-1
  - DC load 103, 116, 149, 763
  - DC noise margin 97, 103, 112, 169

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly. ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- HIGH-state 148
- LOW-state 148
- TTL 164, TTL-5
- DC noise margin, TTL 165, TTL-6
- [DDPPonline](#) xvi, xxi–xxii, 3
- dead time 419
- deassert 348
- debounce 688
- debugging 3, 113
- decade counter 716
- decade counting 725
- decimal codes 48–51
- decimal counter 725
- decimal decoder 386
- decimal point 26
- decimal-to-radix-*r* conversion 30
- decision window 772
- declarations, ABEL 244, 245
- declarations, Verilog 291
- decode 384
- decoders 384–408, 717, 801,
  - Dec-1–Dec-5
  - ABEL 390–397
  - Verilog 403–408
  - VHDL 398–403
- decoding 61
- decoding glitches 717, 735, 736
- decomposed state assignment 561, 562
- decomposed state machine
  - XSbb-10
- decomposition, state-machine 587
- decoupling capacitors 124, TTL-3
- ``define` directive, Verilog 305
  - vs. parameter 305
- `defparam` keyword, Verilog 309
- delay 224, 242, 362–370, 528, 763
  - maximum 363, 365
  - minimum 365, 368
  - three-state-buffer 419
  - TTL 165, TTL-6
  - typical 363, 365
  - See also* propagation delay
- delay, feedback-sequential-circuit 608
- delay line 822
- delay-locked loop (DLL) 840
- delay path 683
- delay statement, Verilog 331
- delay value, Verilog 310
- delta delay, Verilog 331
- delta delay, VHDL 286
- delta time 645, 662, 755
- DeMorgan’s theorem 190,
  - XCabl-8
  - generalized 192, 194, 196, 202, Dec-3, Min-1
- DeMorgan equivalent symbols 347
- demultiplexer 438
- descrambler 740
- design 590
  - hierarchical 241
  - state-machine 553, 554, 559, 566, 577, JKSM-3
  - vs. synthesis 184
- designed-by-committee project 629
- design flow 241
  - VHDL 241
- design for testability (DFT)
  - DFT-1–DFT-6
- design review CAD-2
- design-rule checker CAD-4
- design time 22
- device declaration, ABEL 244
- device testing 535
- Devo 663, 789
- D flip-flop 532–537
  - CMOS 600
  - with enable 534
- DFT (design for testability)
  - DFT-1–DFT-6
- diagnostic test DFT-1
- dice 12
- die, IC 12
  - plural of 12
- dielectric 113
- difference, in subtraction 32
- differential amplifier 171, ECL-1
- differential inputs 172, ECL-3
- differential outputs 172, ECL-3
- digital 3
- digital abstraction 96, 185
- digital attenuator 817, 817, 818
- digital camera 3
- digital conference circuit 818
- digital design 1, 5
  - levels of abstraction 18
- digital devices 6–7
- digital logic 80
- digital phase-locked loop (DPLL) 70, 778
- digital revolution 3, 5
- digital simulator CAD-5
- Digital Subscriber Line (DSL)
  - XSbb-7
- digital telephony XSbb-1
- digital-to-analog converter XSbb-2
- digital versatile disc (DVD) 4
- digital voice coding 820
- digital vs. analog 3–6, 7–8, 79
- diminished radix-complement
  - system 38
- diode 84, 804, Diode-1
  - clamp 153
  - forward-biased 156, Diode-2
  - parasitic 130
  - reverse-biased 156, Diode-2
  - Schottky 160, BJT-7
  - zener Diode-3
- diode action 156, Diode-1
- diode-AND function BiPLD-1
- diode AND gate 157, 160, Diode-3, TTL-2
- diode breakdown Diode-2
- diode-drop 156, Diode-2
- diode logic 155, TTL-9
- DIP (dual inline pin) 12
- diphase 73
- DIP switch 687
- directed arc, state-diagram 548
- `disable` keyword, Verilog 326
- `disable` statement, Verilog 326
- Disanno, Scott xxiii
- disk, magnetic 81
- `$display` task, Verilog 329
- distance 58
- distinguished 1-cell 218, Min-6, Pmin-7
- distributive law 189
- divide-by-*m* counter 710
- division 47–48, 284

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- overflow 48
  - Verilog 301
  - D latch 530, 686, 694, 822
  - documentation 2, 3, 186, 243, 256, 342–362, 386–387, 528, 680–686, Dec-1–Dec-3
  - flip-flop 680
  - state machine 680
  - dominance, flip-flop control inputs 647
  - don't-care
    - bit 58
    - in excitation tables 608
    - input combination 222, Min-2, Pmin-1
      - ABEL 251
    - in state coding 585
    - minimization 222
    - signal value 684
    - truth-table notation 385
  - don't-care input combination
    - ABEL ABEL-1
  - don't-care states 583
  - double-buffered data XSbb-7
  - double-data-rate (DDR) SDRAM 839
  - Downs, Thomas Pmin-9
  - downto keyword, VHDL 263, 265
  - DPLL (digital phase-locked loop) 70
  - drain, CMOS transistor 87
  - DRAM (dynamic RAM)
    - bank 834
    - column address 836
    - See also dynamic RAM
  - drills vs. exercises xix
  - drive strength, Verilog 310
  - d-set ABEL-1, Min-2
  - DSL (Digital Subscriber Line) XSbb-7
  - dual in-line-pin (DIP) package 687
  - dual inline-pin (DIP) package 12
  - dual-inline-pin (DIP) package 362
  - duality 185, 186, 193, 209
  - dual of a logic expression 193
  - dumb errors 262, 358
  - duty cycle 522, 716, Cntr-2
  - DVD (digital versatile disc) 4
  - dynamic circuit behavior 97, 114
  - dynamic hazard 227, 758
  - dynamic-input indicator 316, 532, 680
  - dynamic memory 81
  - dynamic power dissipation 122, 145
  - dynamic RAM (DRAM) 821, 833–840
    - synchronous (SDRAM) 835–840
  - dynamic range 816
- E**
- easy-ware CAD-1
  - ECL See emitter-coupled logic
  - eclipse 220, Pmin-8
  - edge-triggered behavior 532
  - edge-triggered D flip-flop 523, 532–537, 697
    - with enable 534
  - edge-triggered J-K flip-flop 539
  - EEPLED 381
  - EEPROM (electrically erasable programmable read-only memory) 811–812
  - electrical characteristics, TTL 167
  - electrical loading 242
  - electrically erasable programmable logic device (EEPLED) 381
  - electrically erasable programmable read-only memory (EEPROM) 811–812
  - electronics concepts xvi
  - electrostatic discharge (ESD) 98, 113
  - else clause, ABEL 248, 614
  - else keyword, Verilog 318
  - else keyword, VHDL 258, 276, 281
  - elsif, VHDL 281
  - emitter, transistor 158, BJT-1
  - emitter-coupled logic (ECL) 155, 170–173, ECL-1–ECL-8
    - 100K family 170, 173, ECL-1, ECL-7
    - 10H family ECL-5
    - 10K family 170, 173, ECL-1, ECL-4
  - enable, Verilog task 328
  - enable input 384, 388
    - D flip-flop 534
    - multiplexer 436, 440
    - three-state-buffer 421
  - ENABLE keyword, ABEL 246
  - encoders 408–412
    - ABEL 412–415
    - VHDL 416–417
  - encoders, Verilog 417
  - end, VHDL 259
  - end-around carry 44
  - endcase keyword, Verilog 321
  - endgenerate keyword, Verilog 310
  - end keyword, Verilog 317
  - end keyword, VHDL 258
  - endmodule keyword, Verilog 293, 294
  - end statement, ABEL 245
  - energy 145
  - engineering 2
  - engineering design margins 96
  - engineering workstation CAD-2
  - Eniac 84
  - entity, VHDL 256
  - entity declaration, VHDL 257
  - entity keyword, VHDL 258, 259
  - entrepreneur 344
  - enum\_encoding attribute, VHDL 633
  - enumerated type, VHDL 261, 630
  - EPROM (erasable programmable read-only memory) 810
  - equation block, ABEL 250
  - equations, ABEL 245
    - reverse-polarity 248
    - state variable on lefthand side 614
  - equations statement, ABEL 245
  - Equivalence gate 447, 459
  - equivalent load circuit 116
  - equivalent states 558
  - equivalent symbols 347

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- erasable programmable read-only memory (EPROM) 810, Rel-3  
 erasing 810  
 flash 811  
 erasing an EPROM 810–811  
 Ercegovac, Miloš 73  
 error 58  
 error-correcting code 61, 451, 740  
 error-correcting decoder 64  
 error correction 61  
 error-detecting codes 58–68, 449, 740  
 error model 58  
 errors in this book xxiii  
 ESD *See* electrostatic discharge  
 Espresso-EXACT Pmin-9  
 Espresso-II 224, Pmin-8  
 Espresso-MV 224, Pmin-9  
 essential hazard 609, 697, 762  
 essential prime implicant 219, Min-6, Pmin-7  
 Ethernet 740, 778, 779  
 gigabit 171, ECL-1  
 even-parity circuit 448  
 even-parity code 59, 449  
 event attribute, VHDL 289, 625, 698  
 event list, Verilog simulator 331–332, 662  
 event list, VHDL simulator 285–286, 645  
 excess- $2^m-1$  system 39  
 excess-3 code 50  
 excess-3 sequence 719, 725  
 excess- $B$  representation 39  
 excitation 546  
 excitation equation 546, 551, 578, 591, JKSM-1  
 excitation logic, VHDL 628, 649  
 excitation maps 564  
 excitation table 563  
 Exclusive-NOR (XNOR) gate 233, 447  
 comparator 458, 459  
 Exclusive-OR (XOR) gate 233, 447  
 comparator 458  
 Exclusive-OR function Min-1  
 executing statement, Verilog 312  
 exercises vs. drills xix  
 exit statement, VHDL 283  
 explicit type conversion, VHDL XCvhd-10  
 exponent 816  
 expression  
 ABEL relational 253  
 minimal product-of-sums Min-1  
 minimal sum-of-products Min-1  
 product-of-sums 193, 197, 204, 209  
 sum-of-products 193, 197, 201, 204, 207, 208, 209, Pmin-9  
 switching algebra 186, 187  
 expression, ambiguous 188  
 expression, Verilog 303  
 extended Hamming code 65  
 external feedback, PLD 708  
 extra negative number 37, 42  
 eyeball 223, 594, Min-5, Min-10, Pmin-1
- F**  
 $f$ , synchronizer frequency 773  
 failure 58  
 intermittent 112  
 failure rate Rel-2, Rel-3  
 Fairchild Semiconductor 508, 788  
 fall time 112, 131, 149, 763  
 ECL ECL-7  
 fall time ( $t_f$ ) 115  
 FALSE 3  
 false, Verilog 303  
 false keyword, VHDL 261  
 fan 522  
 fan-in 92  
 TTL TTL-10  
 fanout 97, 111, 133, 148, 170, 388, 438, 763, CAD-5, Dec-1  
 AC 111  
 CMOS 111  
 DC 111  
 HIGH-state 111, 148  
 LOW-state 111, 148  
 overall 111  
 TTL 164–165, TTL-5  
 fault detection 230  
 FCC Part 15 CAD-7  
 FCT (Fast CMOS, TTL compatible) 128, 135, 149  
 FCT-T (Fast CMOS, TTL compatible with TTL  $V_{OH}$ ) 149  
 feedback input 708  
 feedback loop 183, 523, 524, 525, 526, 527, 529, 590, 595, 600  
 feedback sequential circuit 523, 526, 590–611, 613  
 hazards 228  
 fiber optics 81  
 fiber-optic transceiver 171, ECL-1  
 Fibonacci sequence 673  
 fictional buffer 590, 591, 594, 595  
 field, finite 73, 737  
 field effect 88  
 field-programmable gate array (FPGA) 11, 15, 15, 23, 96, 199, 343, 379, 543, 566, 850–859, XSabl-4  
 place-and route 242  
 programming technology 382  
 Xilinx XC4000 850–858  
 fields, schematic CAD-2  
 FIFO (first-in, first-out memory) 859  
 fighting outputs 133, 138, 419, 826  
 file input/output, Verilog 329  
 filtering capacitors 124  
 fine-line PCB technology 17  
 finite field 73, 737  
 finite induction 190  
 finite-memory design 638, 656, XSabl-5  
 finite-memory machine 672  
 finite-state machine 522, 558, 672  
 first-in, first-out (FIFO) memory 859  
 FIT Rel-2  
 fitter 240, 242, 849, 853, XSabl-4  
 constraints 379

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- fitter, CPLD 379  
fitting 242  
fixed-OR element (FOE) 373  
flash EPROM 811, 812  
flash memory 812  
flat schematic structure 357  
Fleischer, Bruce M. 174  
flip-flop 7, 526, 532–541, 590, 686  
    asynchronous inputs 533  
    CMOS D 600  
    control-input dominance 647  
    documentation 680  
    reset-dominant 647  
    set-dominant 647  
flip-flop vs. latch 526–527  
floating gate 382  
floating-gate MOS transistor 381, 810  
floating input 112, 690  
    TTL TTL-7  
floating output 418  
floating-point representation 816  
floating signal 421  
floating state 132, 421  
floorplan CAD-7  
flowchart 664  
flow table 597  
flow-table minimization 604–605  
Flynn, Michael J. 73  
 $f_{\max}$  708  
Ford Thunderbird 571  
forever statement, Verilog 325  
for keyword, Verilog 324  
for loop, Verilog 324  
for loop, VHDL 282  
formal parameters, VHDL 265  
for statement, Verilog 310, 324  
forward-biased diode 156, Diode-2  
forward resistance 156, Diode-2  
FPGA *See* field-programmable gate array  
frame XSbb-4  
Franaszek, Peter 74  
free-running counter 715  
Frisbee xvii  
front-end design process 241  
FSM (finite-state-machine) extraction XSver-5  
full adder 474, 475, 476, 477  
full case, Verilog 322  
full subtractor 476  
function, Verilog 326  
function, VHDL 265  
    impure XCvhd-28  
    pure XCvhd-28  
functional decomposition 311  
functional verification 242, 242  
function block (FB), Xilinx 841  
function call, Verilog 327  
function call, VHDL 265  
function declaration, VHDL 271  
function definition, Verilog 326  
function definition, VHDL 265  
function generator 852–854  
function hazard 717, 758, 788  
function keyword, Verilog 326  
function keyword, VHDL 265  
function table 388, Dec-2  
fundamental-mode circuit 590, 592  
fun stuff xvi, 2, 566, 589, CAD-2, JKSM-3  
fuse pattern 254  
fuses, PLA 371  
fuses, PLD 376  
fusible link 810, BiPLD-1
- ## G
- G (giga-) 72  
Gagliardi, R. M. 74  
gain BJT-3  
GAL16V8 376, 378, 394, 424, 426, 440, 441, 442, 703, 707, 709, XCabl-9, XSabl-9  
GAL16V8C 377, 378, 703, XSabl-14  
GAL16V8R 703, XSabl-14, XSabl-17  
GAL16V8S 703, 703  
GAL20V8 378, 412, 424, 706, 709, XCabl-4, XCabl-9  
GAL22V10 378, 706, 709, XCabl-4, XCabl-9  
GAL devices 376–376, 703–710  
Galois, Évariste 73, 737  
Galois-field arithmetic 589  
Galois fields 788  
gate 6  
    of CMOS transistor 87  
    symbols 346–347  
gate array 16, 600, JKSM-3  
gate-array design 17  
gated clock Sreg-1  
gate gobbler XCver-11, XCvhd-12  
Gateway Design Automation 290  
gating the clock 765–767  
generalized DeMorgan’s theorem 192, 194, 196, 202, 346, Dec-3, Min-1  
generate block, Verilog 310  
generate keyword, Verilog 310  
generate statement, Verilog 506  
generate statement, VHDL 273, 500  
generic array logic (GAL) 376  
    *See also* GAL device  
generic constant, VHDL 274  
generic declaration, VHDL 274  
generic keyword, VHDL 274  
generic map, VHDL 274  
genvar keyword, Verilog 310  
Ghausi, M. 174  
giga- (G) 72  
gigabit Ethernet 171, ECL-1  
glitch 224, 373, 717, 735, 736, 766, XSabl-2  
glue ICs 13  
go/no-go test DFT-1  
Goldstine, Herman H. 229  
Golson, Steve 664  
Google xxiv, 12  
goto statement, ABEL 614  
Graham, Martin 174, 790, Zo-9  
Gray code 51, 57, 385  
Greek philosophers 663, 789  
ground (GND) 126  
ground bounce 126, 127, 128, 149, 152  
group carry-generate signals 492

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- group-carry lookahead 483, 484, 484
  - group carry-propagate signals 492
  - group-ripple adder 482
  - guessing game 580, 588, XSabl-9–XSabl-13, XSver-3–XSver-5, XSvhd-3
  - Gunawan, Hendra 336
- ## H
- Hachtel, G. D. Pmin-8
  - half adder 474
  - half sum 474
  - Hamlet circuit 236
  - Hamming, R. W. 61
  - Hamming code 61, 451
  - Hamming distance 58
  - hardware description language (HDL) 5, 8, 9, 15, 18, 187, 205, 237
    - compiler 9
  - hardware model 5, CAD-6
  - Haseloff, Eilhard 789
  - hazard 224–229, 602, 758
    - dynamic 227, 758
    - essential 609, 697, 762
    - function 717, 758, 788
    - in feedback sequential circuit 228
    - static 694, 717, 758
    - static-0 225
    - static-1 225
  - hazard-free excitation logic 602, 602
  - hazards
    - in synchronous design 228
  - HC (High-speed CMOS) 102, 142, 153, 154
  - HCT (High-speed CMOS, TTL compatible) 142, 153, 689
  - HDL (hardware description language) 5, 8, 9, 15, 18, 187, 205, 237
    - compiler 9, 239, 576
    - signal naming 354–355
    - simulator 9
    - synthesis tool 239
    - synthesizer 9, 239
    - test bench 10
    - tool suites 239–240
  - HDL text editor 9, 239
  - Hellerman, Herbert 522
  - helper output, PLD 395
  - helper terms 375, 376
  - Hennie, Frederick C. 664
  - henries 124
  - hertz 69
  - hertz (Hz) 69
  - hexadecimal addition 34
  - hexadecimal digits A–F 27
  - hexadecimal number system 27–29
  - hexadecimal prefix  $\sim$ h, ABEL 253
  - hexadecimal-to-binary conversion 28
  - hierarchical design 241
  - hierarchical schematic structure 357, CAD-3
  - HIGH 3, 80, 86, 157, 194, 348, Diode-3
  - high-impedance state 132, 418
  - high-order bit 27
  - high-order digit 26
  - HIGH-state DC noise margin 148
  - HIGH-state fanout 111, 148
    - TTL 165, TTL-6
  - HIGH-state unit load, TTL TTL-6
  - Hi-Z state 132, 418, 420, 421
    - multiplexer output 436
  - HM62256 828
  - HM6264 828
  - HM628128 828
  - HM628512 828
  - hold time 242, 532, 533, 540, 541, 697, 816, 825
  - hold-time margin 683, 762
  - hold-time requirements 370
  - Holley, Michael 336, 629
  - Horton, Marcia xxiii
  - Huntington, E. V. 229
  - Huntington postulates 229
  - hysteresis 130, 360, 421
  - Hz (hertz) 69
- ## I
- I/O block (IOB) 846, 854–855
  - I/O pin, PAL 375
  - IC (integrated circuit) 11–14, 84
  - $\Delta I_{CC}$  145
  - $I_{CCH}$ , TTL 167
  - $I_{CCL}$ , TTL 167
  - $I_{CCT}$  145
  - IC type 360
  - IC vs. chip 12
  - identifier 354
    - ABEL 244
    - Verilog 293
    - VHDL 258
  - idle state 560
  - IEEE (Institute of Electrical and Electronics Engineers) 256, 336, 347
  - IEEE 1164 standard logic package 261, 265, 266, 270, 427
  - IEEE 1364 (Verilog) 291
  - IEEE standard 1076 270
  - IEEE standard 1149.1 383
  - IEEE standard logic symbols 347, 681
  - if keyword, Verilog 318
  - if statement, ABEL 614
  - if statement, Verilog 318, 404
  - if statement, VHDL 280
  - $I_I$ , TTL 167
  - $I_{IH}$  103
  - $I_{IHmax}$ , TTL 165
  - $I_{IL}$  103
  - $I_{Imax}$  146
  - impedance vs. resistance 88
  - implicit sensitivity list, Verilog 313
  - imply 217
  - impure function, VHDL XCvhd-28
  - in, VHDL 259
  - in-circuit testing DFT-3
  - $\sim$ include directive, Verilog 305
  - includes 217
  - inconsistent state-machine representations 681
  - independent error model 58
  - index 23

- inductance, stray 124
  - induction step 190
  - inductive effects 124–128
  - inductor 124
  - infant mortality [Rel-2](#)
  - infer (in synthesis) 239
  - infer a latch, Verilog 314, 320, 322
  - inferred latch 698, 702
  - inferring latches 471, 472
  - information bit 59
  - initial block, Verilog 332
  - initial keyword, Verilog 332
  - initial state 556, 561, 562, 563, CAD-6
  - in keyword, VHDL 258
  - inout declaration, Verilog 295
  - inout keyword, Verilog 295, 328
  - inout keyword, VHDL 259
  - inout port, Verilog 295
  - input
    - 5-V-tolerant 153, 154
    - floating 112
    - PLA 370
  - input/output declarations, Verilog 327
  - input combination 6
  - input declaration, Verilog 295
  - input keyword, Verilog 293, 295, 327
  - input-list, ABEL 250, 253
  - input port, Verilog 294–295
  - inputs, unused 112
  - input state 592
  - instance statement 309
  - instance statement, Verilog 307, 313
  - instantiate 257, 272, 292
  - instantiation 357
  - instructors xxii
  - insulation 113
  - in-system programmability 383
  - integer keyword, Verilog 297
  - integer type, VHDL 260, 261
  - integrated circuit (IC) 11–14, 84
  - Integrated Device Technology 859
  - Integrated Services Digital Network (ISDN) XSbb-7
  - intermediate equation, ABEL 247, XCabl-4
  - intermittent failure 112
  - internal feedback, PLD 708
  - internal state 592
  - Internet Protocol (IP) 4
  - introductory courses xvi
  - invalid logic level 8
  - inversion bubble 83, 90, 208, 346, 346, 347, 349, 351–353, 389, 390, Dec-1, Dec-2
  - inverted 1-out-of- $n$  code 55
  - inverter 7, 82, 159–160, 186, 350, BJT-5–BJT-6
    - CMOS 88–90
    - symbol 346
  - inverting gate 210, 388, Dec-1
  - invert keyword, ABEL 248
  - $I_{OH}$  102
  - $I_{OHmax}$  106
  - $I_{OHmax}$ , TTL 165, TTL-6
  - $I_{OHmaxC}$  148
  - $I_{OL}$  102
  - $I_{OLmax}$  106
  - $I_{OLmax}$ , TTL 165, TTL-6
  - $I_{OLmaxC}$  147
  - $I_{OLmaxT}$  147
  - $I_{OS}$ , TTL 167
  - IP (Internet Protocol) 4
  - irredundant sum 234
  - ISDN (Integrated Services Digital Network) XSbb-7
  - ISE 337
  - ISE (Integrated Software Environment) xx
  - is keyword, VHDL 258, 259
  - ISO (International Standards Organization) 261, 264
  - ispLEVER xx, 337
  - istype keyword, ABEL 244, 612
  - iterative circuit 459, 462, 756
    - boundary inputs 756
    - boundary outputs 756
    - cascading inputs 756
    - cascading outputs 756
    - primary output 756
  - iterative comparator 459
  - iterative consensus 190, 223, Pmin-9
  - iterative widget 756
- ## J
- Jackson, Tom 859
  - Jacobs, Joanne v, xxiv
  - Jain, Prem xxiii
  - J-K application table JKSM-3
  - J-K flip-flop 553, JKSM-1
  - J-K̄ flip-flop 686
  - job xvii
  - Johnson, Howard 174, 790, Zo-9
  - Johnson counter 735
    - self-correcting 736
  - Joint Photographic Experts Group (JPEG) 4
  - joke 522
    - really bad 588
  - joule 145
  - JPEG (Joint Photographic Experts Group) 4
  - JTAG port 383
  - juxtaposition 187
- ## K
- K (kilo-) 72
  - Karnaugh, M. 230
  - Karnaugh map 212
    - 5-variable 235, 564
    - 6-variable 236
  - Kaufman, Jennie xxiii
  - Kent, Clark 526
  - keywords, Verilog 293
  - keywords, VHDL 258
  - kilo- (K) 72
  - Kirchhoff's laws Zo-2
  - Kleeman, Lindsay 789
  - Klir, George J. 174
  - kludge 766
  - Knuth, Donald E. 73, 376
  - Kohavi, Zvi 230, 664, 788
- ## L
- \_L suffix 387, 390, Dec-1

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly. ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- $\lambda$  (lambda) [Rel-2](#)
  - laboratory courses [xvi](#)
  - Láng, Tomas 73
  - larger-scale logic element 349, 355, 386–387
  - large-scale integration (LSI) [13](#), 13
    - functions 16
  - Larsen, Ib 788
  - latches 526, [527–532](#), 590, 686
    - ABEL 694–697
    - Verilog 701–702
    - VHDL 697–699
  - latch inference 471, 472, 652
  - latch inference, Verilog [314](#), 320, 322
  - latching decoder 696
  - latch-up, CMOS [113](#)
  - latch vs. flip-flop 526–527
  - late-write SSRAM with flow-through outputs [830](#)
  - late-write SSRAM with pipelined outputs [830](#)
  - Lattice ispLEVER 337
  - Lattice Semiconductor xx, 378, 508, 859
    - ispLEVER xx
  - lawyers 132, 373
  - LCD (liquid-crystal display) 408, Dec-2
  - leakage current [88](#), 103, 109, 133, [156](#), [Diode-2](#)
  - least significant bit (LSB) [27](#)
  - least significant digit [26](#)
  - LED (light-emitting diode) 103, 135–137, 408, Dec-2, TTL-6
  - left, shift-register direction [730](#)
  - level shifter [155](#)
  - levels of abstraction, digital design 18
  - level translator [155](#)
  - Levesque, A. H. 74, 788
  - LFSR (linear feedback shift register) counter [737](#), 788
  - libraries [239](#)
  - library, Verilog 308
  - library, VHDL [269](#)
  - library, Xilinx ISE unisims 272
  - library clause, VHDL [269](#)
  - light-emitting diode (LED) 103, 135–137, 408, Dec-2, TTL-6
  - Lin, S. 74
  - linear feedback shift register (LFSR) 588, 589
    - counter [737](#), 788
  - line code [69](#)
  - liquid-crystal display (LCD) 408, Dec-2
  - literal [197](#)
    - Verilog [298–299](#)
  - load
    - AC [116](#)
    - capacitive [116](#)
    - DC [103](#), 116
    - resistive [103](#)
  - load capacitance 115, 170
  - logic, multivalued 224
  - logic 0 8
  - logic 1 8
  - logical addition [187](#)
  - logical expression, Verilog 304
  - logical multiplication [186](#)
  - logical operators, Verilog [303–305](#)
  - logical vs. bitwise negation, Verilog 755
  - logical vs. boolean, Verilog [304](#)
  - logic circuit 183
    - combinational [183](#)
    - sequential [183](#)
  - logic design 1, 5
  - logic designer 344
  - logic-design template 8
  - logic diagram 306, [343](#), 355–358
  - logic-drawing template 237
  - logic equation [348](#)
  - logic expression 187, [348](#)
    - complement of [192](#)
    - dual of [193](#)
    - parenthesized 201
  - logic expressions vs. signal names 349
  - logic families, TTL 166
  - logic family [85](#)
  - logic inverter 159, BJT-5
    - CMOS 88
  - logic levels 101–103
    - invalid 8
    - TTL 162
  - logic minimization programs 223–224
  - logic symbol 390, Dec-1
    - 74x151 alternate XCbb-5
    - traditional 386
  - logic value [80](#)
    - CMOS undefined 86
    - constant 112
  - lookahead carry circuit [485](#)
  - looping statement, Verilog 324
  - LOW 3, [80](#), 86, [157](#), 194, 348, [Diode-3](#)
  - low-order bit [27](#)
  - low-order digit [26](#)
  - Low-power Schottky TTL (LS-TTL) 160, 689
  - LOW-state DC noise margin 148
  - LOW-state fanout [111](#), 148
    - TTL [165](#), [TTL-6](#)
  - LOW-state unit load, TTL [TTL-5](#)
  - Low-Voltage CMOS (LVC) 154, 690
  - LSB (least significant bit) [27](#)
  - LSI (large-scale integration) [13](#)
  - LSI Logic Corporation 600
  - LS-TTL (Low-power Schottky TTL) 160, 689
  - \_L suffix [348](#)
  - lunch 3
  - LVC (Low-Voltage CMOS) 154
- ## M
- M (mega-) 72
  - macrocell, PLD and CPLD 379, 452
  - macros 342
  - magnetic bubbles 822
  - magnetic disk 81
  - magnetic tape 81
  - magnitude comparator [458](#)
  - main machine [587](#)
  - majority function 499
    - 3-input [309](#)

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly. ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.



- Manchester code 73, 81  
 mandarin 12  
 Mano, M. Morris 229  
 mantissa 816  
 marginal notes xvii  
 marginal pun xvii  
 marginal triggering condition 526  
 margins, engineering design 96  
 marketing people 851  
 Marquand, A. 230  
 Mars 76  
 mask 809  
 mask charge 809  
 mask-programmable ROM 809  
 mask ROM 809  
 master/slave J-K flip-flop 538  
 master/slave S-R flip-flop 537  
 master latch 532  
 mathematicians 594  
 Maxfield, Clive 508  
 maximum delay 363, 365  
 maximum-length sequence 737  
 maximum-length sequence generator 737  
 maxterm 197, 210, 222, Min-1  
 maxterm  $i$  198  
 maxterm list 199, 211  
 McCluskey, Edward J. xxiii, 223, 229, 230, 663, 788, 789, Pmin-1, Pmin-8  
 MCM (multichip module) 17  
 McMullen, C. Pmin-8  
 Mead, Carver 663, 789  
 Mealy machine 543, 547, 548, 549, 556, 558, 568, 590  
 Mealy-type output 543, 550, 620, 761, XSabl-1, XSabl-3  
 mean time between failures (MTBF) 772, 774, 776, 777, 1, Rel-4, Rel-5  
 mechanical constraints CAD-7  
 mechanical encoding disk 385  
 medium-scale integration (MSI) 13, 22, 392  
 functions 16, 342, XCbb-1–XCbb-11  
 mega- (M) 72  
 memory 7, 13, 450  
 first-in, first-out (FIFO) 859  
 Mercedes 508  
 Mercury Capri 571  
 metal-oxide semiconductor field-effect transistor (MOSFET) 85–88  
 metastability 525, 525–526, 528, 529, 530, 532, 533, 538, 594, 645, 663, 762, 767, 769–778, 859, ??–1  
 metastability resolution time 771  
 metastable state 525, 769  
 metatheorem 193  
 Michels, Diana 12  
 Michelson, A. M. 74, 788  
 microampere 88  
 microampere ( $\mu\text{A}$ ) 88  
 Micron Technology 859  
 microprocessor 13, 358, 410, 421, 450, 523, 773, 777, 799, 811, 813, 828, Rel-2  
 microsecond ( $\mu\text{sec}$ ) 6  
 mil 17  
 Mills, Don 664  
 minimal-cost equations 563, 565, 566, JKSM-5, 3  
 minimal cut set 594  
 minimal product 222, Min-1  
 minimal product-of-sums expression Min-1  
 minimal-risk equations 563, 565, JKSM-5  
 minimal sum 216, 218, 219, 220, 221  
 minimal sum-of-products expression Min-1  
 minimization programs 223–224, Pmin-1–Pmin-8  
 minimize 210  
 minimum delay 363, 365, 368  
 minimum distance 59  
 minimum pulse width 121, 526, 528, 531  
 minterm 197, 210, 212, 214, 215  
 minterm  $i$  198  
 minterm list 198, 210, Pmin-1  
 minterm number 198, 213, Pmin-1  
 minuend 32  
 model, hardware 5  
 modeling language 256  
 modem 740  
 module, Verilog 291  
 module declaration, Verilog 294  
 module keyword, Verilog 293, 294  
 module statement, ABEL 244  
 modulo- $m$  counter 710  
 modulus 710  
 Verilog 301  
 Moebius counter 735  
 \$monitor task, Verilog 329  
 \$monitoroff task, Verilog 329  
 \$monitoron task, Verilog 329  
 Monolithic Memories, Inc. (MMI) 508  
 Moore’s Law 18  
 Moore machine 543, 548, 549, 552, 555, 572, 590  
 Moore-type output 543, 548, 550, 616, 761, XSabl-1, XSabl-3  
 MOS (“moss,” metal-oxide semiconductor) 86  
 MOSFET (metal-oxide semiconductor field-effect transistor) 85–88  
 MOS ROM 808  
 MOS transistor 85  
 floating-gate 381  
 most significant bit (MSB) 27, 34, 37  
 most significant digit 26  
 Motion Picture Experts Group (MPEG) 4  
 Mott, T. H., Jr., Pmin-9  
 Mountain View, CA 809  
 $m$ -out-of- $n$  code 56  
 movies 5  
 MPEG (Motion Picture Experts Group) 4  
 $m$ -product function Min-6  
 MSB (most significant bit) 27, 34, 37  
 MSI (medium-scale integration) 13, 22, 392

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
 ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- functions 16, 342, XCbb-1–XCbb-11
  - m*-subcube 58
  - MTBF (mean time between failures) 772
  - $\mu$ -law PCM 816
  - multichip module (MCM) 17
  - multidimensional array
    - Verilog 503
    - Verilog-2001 302
    - VHDL 264, 497
  - multiple-cycle synchronizer 776
  - multiple-emitter transistor 161, TTL-2, TTL-8
  - multiple error 58
  - multiple-output circuits 184
  - multiple-output function 223, Pmin-1
  - multiple-output minimization 222, 224, Min-5–Min-7
  - multiple-output prime implicant Min-6
  - multiple-valued logic 230
  - multiplex XSbb-2
  - multiplexed address inputs 835
  - multiplexer 18–21, 311, 432–446, XCbb-5
    - ABEL program 20
    - Boolean equation 19
    - CMOS 18
    - enable input 436, 440
    - gate-level design 19
    - MSI building block 20
    - PLD realization 20
    - switch model 18
    - truth table 19
    - Verilog program 22
    - VHDL program 20
  - multiplexers
    - ABEL 440–443
    - expanding 436–438
    - Verilog 445–446
    - VHDL 444–445
  - multiplication 45–47
    - ABEL 497
    - signed 46–47
    - using ROM 803
  - Verilog 301, 503–507
  - VHDL 497–502
  - multiplication dot ( $\cdot$ ) 186, 187
  - multiplier, shift-and-add XSabl-18, XSbb-8, XSver-9, XSvhd-9
  - multipliers 494–502
  - multiplying out 189, 201, 203, 207, 208, 476
  - multivalued logic 224
  - Murphy's law 366
  - mutual exclusion 553, 574
  - mux 432
- N**
- n*{}, Verilog replication operator 300
  - nail DFT-2
  - named state 572, 605
  - NAND gate 83, 191, 210, 529
    - CMOS 90
    - symbol 346
  - nand gate, Verilog 306
  - NAND-NAND circuit 204, 208, 209, 211, 229, BiPLD-1
  - NAND vs. NOR gate 529
    - CMOS 92
  - nanohenries (nH) 124
  - nanosecond (ns) 6
  - nasty realities 762
  - National Semiconductor Corporation 132
  - natural subtype, VHDL 263
  - n*-bit binary code 384
  - n*-bit binary counter 711
  - NBUT gate 674
  - n*-channel MOS (NMOS) transistor 87
  - n*-cube 57, 58
  - NEC Electronics 859
  - negate 348
  - negated 3
  - negative BCD numbers 49
  - negative-edge-triggered D flip-flop 533
  - negative logic 80
  - negative-logic convention 185, 194
  - negative numbers 34–39
  - negedge keyword, Verilog 334, 646, 702
  - neg keyword, ABEL 248
  - nerds 185, 230
  - nested expansion formula 30
  - nested if statement, Verilog 318
  - nested when statement, ABEL 250
  - nesting, if-then-else, ABEL 616
  - net CAD-4
  - net, Verilog 296
  - net declaration, Verilog 296
  - net list 242, 273, 306, CAD-4
  - nets vs. variables, Verilog 297–298
  - next-state function 545
  - next-state logic 542
    - VHDL 628
  - next-state logic, Verilog 649
  - next statement, VHDL 283
  - next-state-variables, ABEL 618
  - nH (nanohenries) 124
  - nibble 29
  - Nikolic, B. 174, 508
  - NMOS (*n*-channel MOS) 87
  - node, state-diagram 548
  - noise 98, 131, TTL-7
  - noise immunity, ECL 172, ECL-3
  - noise margin 7, 101–103, 169, BJT-6
    - DC 97, 103, 112
    - TTL 164, 165, TTL-4, TTL-6
  - noise margins
    - TTL 162
  - nonblocking assignment, Verilog 331
  - nonblocking assignment operator, Verilog <= 315
  - non-blocking assignment statement, Verilog 648
  - noncode word 58
  - noncritical race 597
  - noninverting gate 210, 388, Dec-1
  - nonrecurring engineering (NRE) cost 16, 22
  - Non-Return-to-Zero (NRZ) 69

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- Non-Return-to-Zero Invert-on-1s (NRZI) 71
- nonvolatile, erasable memory 81
- nonvolatile memory 801, 810, 822
- NOR gate 83, 192, 210, 529  
CMOS 91  
symbol 346
- nor gate, Verilog 306
- normal term 197
- NOR-NOR circuit 209, 211, 229
- NOR vs. NAND gate, CMOS 92
- notation 144
- NOT gate 7, 82
- not gate, Verilog 306
- notif0 gate, Verilog 306
- notif1 gate, Verilog 306
- not keyword, VHDL 258
- NOT operation 186
- NOT prefix 244
- npn* transistor 158, BJT-1
- NRE (nonrecurring engineering cost) 16
- NRZ (Non-Return-to-Zero) 69
- NRZI (Non-Return-to-Zero Invert-on-1s) 71
- n*-to-2<sup>*n*</sup> decoder 384
- n*-type material Diode-1
- null statement, Verilog 317
- null statement, VHDL 268
- numeric\_std VHDL package 270
- O**
- observability DFT-2, DFT-5
- octal 421, 692
- octal number system 27–29
- octal-to-binary conversion 28
- odd-parity circuit 448
- odd-parity code 60
- off-set 199, ABEL-1
- "off" transistor 87
- Ohm's law 100
- Oliu, W. E. 508
- one-hot state assignment 562  
almost 562
- one-hot state encoding 658
- OneKey xx–xxi, xxii
- ones' complement 38, 77
- ones'-complement addition 44
- ones'-complement arithmetic 44
- ones'-complement subtraction 44
- ones-counting machine 635, 655
- one-time programmable (OTP) ROM 811
- one-to-one mapping 384
- on-set 198, 248, 612, ABEL-1
- "on" transistor 87
- ooze 134
- open-collector output 133, 360, TTL-10
- open-drain bus 137, 137–138
- open-drain output 133–136, 360
- operator overloading, VHDL 266, 276
- operator precedence 193  
ABEL 245  
Verilog 303  
VHDL 276
- optional sections xvi, 38
- OR-AND circuit 193, 202, 209, 211, 227, 229
- OR-AND-INVERT (OAI) gate, CMOS 95, 175
- OR gate 6, 82, 187, 194, 210  
CMOS 93  
symbol 346
- or gate, Verilog 306
- or keyword, Verilog 312, 313, 314
- OR operation 187
- OR plane, PLA BiPLD-1
- Osborne, Thomas E. 664
- other declarations, ABEL 245
- others, VHDL 264, 277, 282, 429
- OTP-ROM (one-time programmable ROM) 811
- out, VHDL 259
- outkeyword, VHDL 258
- output  
5-V-tolerant 154  
open-collector 133, 360  
open-drain 133–136  
output asymmetry, TTL TTL-6
- output-coded state assignment 543, 584, XSabl-2, XSabl-3, XSabl-8, XSabl-16
- output declaration, Verilog 295
- output-disable input TTL-10
- output-disable time 815, 826
- output-enable (OE) input 813, TTL-10
- output-enable gate 375
- output-enable time 815, 826
- output equation 547, 552, 592, JKSM-2
- output function, state-machine 545
- output-hold time 815, 826
- output keyword, Verilog 293, 295, 328
- output-list, ABEL 250, 253
- output loading 101, 102, 111
- output logic, state-machine 542
- output logic, Verilog 649
- output logic, VHDL 629
- output logic macrocell 703
- output polarity, GAL 378
- output-polarity control 378, XCabl-9
- output port, Verilog 294–295
- outputs, fighting 133, 138
- outputs, PLA 370
- output-select multiplexer 617
- output stage, TTL 161, TTL-2
- output table 552, JKSM-2
- output timing skew 747
- overall fanout 111  
TTL 165, TTL-6
- overbar notation 186, 390, Dec-2, Dec-3
- overdrive DFT-3
- overflow 43  
rules 41  
two's-complement 41, 42
- overlaid functions, VHDL 468, 488, 502
- overloaded output, TTL 165, TTL-6
- overshoot 153

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

## P

- package, VHDL 269
- package body keywords, VHDL 271
- package keyword, VHDL 271
- packed-BCD representation 49
- pad, IC 12
- pad ring 151
- page, SDRAM 838
- PAL16L8 374, 375, 376, 378, 394, 424, BiPLD-2, BiPLD-2, XCabl-9
- PAL16R4 BiPLD-2
- PAL16R6 BiPLD-2
- PAL16R8 BiPLD-2
- PAL20L8 376, 378, BiPLD-2
- PAL20R4 BiPLD-2
- PAL20R6 BiPLD-2
- PAL20R8 BiPLD-2
- PALASM (PAL Assembler) 237
- PALCE16V8 378, 707
- PALCE20V8 378
- Palnitkar, Samir 336
- parallel case, Verilog 321
- parallel comparator 459
- parallel data 69
- parallel-in, parallel-out shift register 728
- parallel-in, serial-out shift register 728
- parallel-to-serial conversion 728
- parameter, Verilog 309
- parameter declaration, Verilog 299
- parameterized modules, Verilog 309
- parameter keyword, Verilog 299
- parameter substitution, Verilog 309, 506
- parasitic diode 130
- parasitic SCR 113
- parenthesization
  - switching algebra 188
- parenthesized logic expression 201
- parity bit 59
- parity-check matrix 61
- parity function, ABEL 452
- parity function, Verilog 456–457
- parity function, VHDL 453–454
- partial product 46
- partitioner XSabl-4
- part-select operator [], Verilog 300, 752
- parts list CAD-4
- parts qualification CAD-3
- party line 418, 419, 420, 421
- passive pull-up 133
- patents 74
- path, signal 120
- path sensitization 230
- PayPal xxiii
- PBX (Private Branch Exchange) 4
- PCB (printed-circuit board) 17–18, 362, 763, DFT-2, DFT-4
- PCB design 765
- PCB designer CAD-6
- PCB layout CAD-1, CAD-3
- PCB-level design 22
- PCB routing 763
- PCB traces 17
- p*-channel MOS (PMOS) transistor 87
- PCI bus 778
- PCI Express 69
- PDP-11 minicomputer 805
- Pedroni, Volnei A. 336
- Pellerin, David 290, 336, 629
- pepperoni 12
- perfect induction 188, 196
- perfume 101
- PERL 10
- Perl 10
- permanent failure 58
- Peterson, W. W. 74
- phase splitter 161, TTL-2, TTL-9
- Philips Semiconductor 508, 788
- physical model CAD-6
- picosecond (ps) 6
- pin declarations, ABEL 244
- pin definitions, ABEL 397
- pin diagram 12
- pin list CAD-4
- pin locking 849
- pin number 360, CAD-3
- pinout 12
- pipelined Mealy outputs 761
- pipelined outputs 544, 620, 629, 634, 649, 652
- Pixar 5
- pizza 12
- $P_L$  123
- PLA (programmable logic array) 14, 199
  - See also programmable logic device (PLD)
- place and route 242
- PLA fuses 371
- PLCC package 128
- PLD (programmable logic device) 11, 243
  - CMOS circuits 380–382
  - fitting 242
  - fuses 376
  - macrocell 379, 452
  - minimization 222, 247–248
  - programming 254
- PLD-based design 342, 578, 584, XSabl-4
- PLD-based synchronizer 777
- PMOS (*p*-channel MOS) 87
- pneumatic logic 81, 174
- pn* junction BJT-1, Diode-1
- pnp* transistor 158, BJT-2
- politics 3
- polymer memory 81
- Porsche 508
- port, VHDL 259
- port, VHDL 259
- port-association list, Verilog 307, 308
- port declaration 259
- port keyword, VHDL 258
- port map, VHDL 272
- ports, Verilog 294–295
- posedge keyword, Verilog 334, 646, 702
- positional number system 26
- positive ECL (PECL) 173, ECL-8
- positive-edge-triggered D flip-flop 532–537

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- positive logic 80, 388, Dec-2
- positive-logic convention 185, 194, 195, 348
- pos keyword 248
- post-fitting timing verification 242
- postponed-output indicator 537
- postulate 185
- power 103
- power consumption 109, 123
  - CMOS 97, 114
  - TTL 124
- power dissipation 123
  - dynamic 122, 145
  - quiescent 122
  - static 122
- power-dissipation capacitance 122, 145
- power-down input 814
- power supply 124
- power-supply rails 102, 108
- power-supply voltage 101, 102, 170, 363, 365, 593, 597, 775
- precedence
  - ABEL operator 245
  - switching algebra 187, 193
  - Verilog operator 303
  - VHDL operator 276
- precharge 834
- predefined types, VHDL 260
- preset input 527, 533, 680, DFT-3
- primary inputs and outputs, iterative-circuit 459
- primary output, iterative-circuit 756
- prime ( $\wedge$ ) 186
- prime, definition of 206, 231
- prime implicant 217
  - essential 219, Min-6, Pmin-7
  - multiple-output Min-6
  - redundant Pmin-7
  - secondary essential 221, Pmin-8
- prime-implicant table Pmin-7
- prime-implicant theorem 218, 229
- prime notation 186
- prime number 206
- prime-number detector 205, 211, 216, 217, 231, 272, 276, 277, 280, 281, 282, 283, 311, 318, 319, 320, 322, 324, Min-2
  - test bench 333
- primitive flow table 603, 603
- principle of duality 193
- principle of superposition Zo-3
- printed-circuit board 124
- printed-circuit board (PCB) 17–18, 124, 362, 763, DFT-2, DFT-4
- printed-circuit-board (PCB) layout 189
- printed-wiring board (PWB) 17
- priority 410
- priority encoder 410, XCbb-5
- private branch exchange (PBX) 4
- problem solving 2
- procedural code 297
  - Verilog 312–329
- procedural statement, Verilog 312, 313, 315
- procedure, VHDL 269
- procedure call, VHDL 269
- process, Verilog simulator 331
- process, VHDL 278
- process keyword, VHDL 278
- process statement, VHDL 278
- product code 66
- product component 494, 495
- product functions Min-6
- product of sums 189
- product-of-sums expression 193, 197, 202, 204, 209
- product-of-sums minimization 222
- product term 197
- product-term allocation 843
- product-term allocator 844
- product terms, PLA 370
- programmable array logic (PAL) device 14, 373–376
- programmable interconnect 856–858
- programmable logic array (PLA) 14, 199, 370–373
  - bipolar circuit BiPLD-1
  - constant outputs 372
  - diagram 371
- programmable logic device (PLD) 11, 13, 14–15, 22, 23, 237, 243, 343, 541, 543, 554, 564, 566, 588, 703–709, BiPLD-1–BiPLD-5, JKSM-3, XCabl-1–XCabl-23, XSabl-1–XSabl-16
- CMOS circuits 380–382
- compiler 424
- complex
  - See complex programmable logic device (CPLD)
- fitting 242
- fuses 376
- macrocell 379, 452
- minimization 222, 247–248
- programmer 382
- programming 254
- vs. simulation 11
- programmable read-only memory (PROM) 382, 809
  - bipolar 810
  - programmer 382, 809
- programmable switch matrix (PSM) 857
- programmer vs. logic designer 344
- programming 349
  - CPLD 382
  - EEPLD 381
  - EEPROM 811
  - EPROM 810
  - FPGA 382
  - mask ROM 809
  - PROM 809
- programming and state machines 555
- programming an EPROM 810–812
- programming voltage, EEPROM 812
- programming vs. state-machine design 555, 681
- programs, logic minimization 223–224
- project leader 344

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- PROM (programmable read-only memory) 809
- propagation delay 97, 111, 115, 120–122, 144, 364, 368, 528, 528, 531, 532, 608, 697, 708, Zo-1
- property list, istype 244
- P-set 230
- pseudorandom counting sequence 740
- pseudorandom sequence generator 588, 589
- p*-type material Diode-1
- pull-down resistor DFT-5, ECL-7, TTL-7, TTL-8
- pull-up, active 133
- pull-up, passive 133
- pull-up resistor 133, 421, 690, TTL-7, TTL-8
- pull-up-resistor calculation 139
- pulse-catching circuit 603–611
- pulse input 663
- pulse-mode circuit 663
- pulse-triggered flip-flop 537
- pulse width, minimum 526, 528, 531
- punctuation 77
- pure function, VHDL XCvhd-28
- pushbutton 687
- push-pull output, TTL 161, TTL-2
- Q**
- QDR SSRAM 832
- quad-data-rate (QDR) SSRAM 832
- quad gate 98
- quadruple gate 98
- quantizing distortion 817
- quiescent power dissipation 122
- Quine, W. V. 223, 229, Pmin-1, Pmin-8
- Quine-McCluskey algorithm 223, Pmin-1–Pmin-8
- Q vs. QN 592, 669
- $\bar{Q}$  vs. QN 528
- R**
- Raaum, Dave xxiii, 325, 339
- Rabaey, J. M. 174, 508
- race 596, 605, 758
- race-free state assignment 605–608
- radio-frequency emissions CAD-7
- radix 26
- radix-complement system 35
- radix point 26, 35
- radix-*r*-to-decimal conversion 29
- RAID (redundant array of inexpensive disks) 67
- rails, power-supply 102, 108
- random-access memory (RAM) 821–840, 859
- static (SRAM) 822–829
- range, ABEL 251
- range, VHDL 262
- range attribute, VHDL 268
- range keyword, VHDL 262
- range specification, Verilog 295
- RAS-CAS delay 836
- rate of a code 78
- RC time constant 117, 690
- read/write memory (RAM) 696, 759
- read/write memory (RWM) 821
- read cycle, SDRAM 836
- read-only memory (ROM) 696, 800–821
- one-time programmable (OTP) 811
- realization 207
- realize 207
- recommended operating conditions, TTL 167
- reconfigurable hardware 382
- recovery time 529
- rectangular sets of 1s 215
- recurring Pmin-8
- redundant array of inexpensive disks (RAID) 67
- redundant prime implicant Pmin-7
- reference designator 360, CAD-3
- reflected code 52
- reflection coefficient,  $\rho$  Zo-2
- reflections, transmission-line 131, 153, Zo-2
- refresh counter, SDRAM 839
- refresh cycle 834
- refresh operations, DRAM 839
- register 691–694, 759
- cascaded 680
- registered carry output 721
- registered output 612
- registers, ABEL 694–697
- registers, Verilog 701–702
- registers, VHDL 697–701
- register-transfer language 239
- reg keyword, ABEL 612
- reg keyword, Verilog 297
- reg vs. register, Verilog 404, 405
- relation, ABEL 253
- relational expression, ABEL 253
- relational operators
- ABEL 253
- Verilog 303–304
- VHDL 276
- relay 103
- relay logic 81, 174
- reliability 112, 145, 810, Rel-1–Rel-5
- Renesas Technology 859
- repeat statement, Verilog 325
- replication operator  $n\{ \}$ , Verilog 300
- report statement, VHDL 288
- reserved words 354
- Verilog 293
- VHDL 258
- reset CAD-6
- state-machine 558, 560, 561
- reset, synchronous versus asynchronous 664
- reset circuit 558
- reset-dominant flip-flop 647
- reset input 527, 623, 624, 632, 641, 644, 652, 660
- resistance, forward 156, Diode-2
- resistance vs. impedance 88
- resistive load 103
- resistor
- pull-down ECL-7, TTL-7,

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- TTL-8
  - pull-up 421, 690, TTL-7, TTL-8
    - calculation 139
  - resolution function, VHDL 427
  - resolved type, VHDL 427
  - result, VHDL 265
  - retain property, ABEL 695
  - return keyword, VHDL 265, 266
  - Return-to-Zero (RZ) 71
  - reverse-biased diode 156, Diode-2
  - reverse-polarity equation 248
  - reviewers xvii, xviii
  - revolution 3, 5
  - right, shift-register direction 730
  - ring counter 718, 732, 742
    - self-correcting 733
  - ringing DFT-4, Zo-6
  - ripple 461
  - ripple adder 460, 475
  - ripple carry out, 74x163 counter 715
  - ripple counter 711
  - rise time 112, 131, 149, 763
    - ECL ECL-7
  - rise time ( $t_r$ ) 115
  - risk 3
  - Robbins, Tom xxiii
  - rol, VHDL XCvhd-3
  - rollover, loop counter 333
  - ror, VHDL XCvhd-3
  - rotating drum 822
  - routing CAD-8
  - row address, SDRAM 836
  - row-address register, SDRAM 836
  - row latch, SDRAM 836
  - Rudell, R. L. Pmin-9
  - running disparity 71
  - running process, VHDL 279
  - RZ (Return-to-Zero) 71
- S**
- safe state 583, 616, 733
  - sales pitch 5–6
  - SanDisk Corporation 812, 859
  - Sangiovanni-Vincentelli, A.
    - Pmin-8, Pmin-9
  - saturated (ON) 159, BJT-3
  - saturation 170, ECL-1
  - saturation region BJT-3
  - saturation resistance BJT-3
  - scan capability 535, 663
    - latch 663
  - scan chain 536
  - scan flip-flop DFT-5
  - scan method DFT-5
  - scan mode DFT-5
  - scan-path method DFT-5
  - schematic 273, 306, 680
    - hierarchical CAD-3
  - schematic capture CAD-2
  - schematic diagram 237, 343, 346, 355–358
  - schematic drawing 204
  - schematic editor 237, CAD-2
  - schematic entry 9
  - schematic viewer 240
  - Schmid, Hermann 73
  - Schmitt-trigger input 130–131, 770
  - Schmitt-trigger inverter 805
  - Schottky-clamped transistor 160, BJT-7
  - Schottky diode 160, BJT-7
  - Schottky transistor 160, 166, BJT-7
  - scope, Verilog 293
  - scope, VHDL XCvhd-28
  - scope of signal name 355
  - SCR (silicon-controlled rectifier) 113
  - scrambler 740
  - SDRAM
    - auto-refresh cycle 839
    - burst-read cycle 838
    - burst-write cycle 839
    - column-address register 836
    - configuration register 839
    - page 838
    - read cycle 836
    - refresh counter 839
    - row address 836
  - row-address register 836
  - row latch 836
  - write cycle 838
  - second, s 69
  - secondary essential prime implicant 221, Pmin-8
  - secret sauce 849
  - security fuse 383
  - Seitz, Charles L. 789
  - selected signal assignment, VHDL 278
  - selected signal-assignment statement, VHDL 277
  - select statement, VHDL 399
  - self-complementing code 50
  - self-correcting counter 733
  - self-correcting Johnson counter 736
  - self-correcting ring counter 733
  - self-documenting code 682
  - self-dual logic function 234
  - self-timed systems 789
  - semicolon, Verilog 317
  - semiconductor diode 84, 156, Diode-1
  - semicustom IC 16
  - sense amplifier 834
  - sensitivity list
    - Verilog 312–314, 331
    - implicit 313
    - VHDL process 279
  - sensitivity matrix, Verilog 331, 332
  - sensor 51
  - sequential circuit 7, 82, 183, 521
    - uninitialized CAD-6
  - sequential multiplier 495
  - sequential PLD 376
  - sequential signal-assignment statement, VHDL 279
  - sequential statements, VHDL 265, 278–284
  - serial-access memory 822
  - serial binary adder 758
  - serial channel XSbb-2
  - serial comparator 756
  - serial data 69

- serial-in, parallel-out shift register 728
- serial input, shift-register 727
- serial output, shift-register 727
- serial-to-parallel conversion 728
- serial widget 756
- series termination Zo-7
- Sesame Street Diode-2
- set 527
- set, ABEL 251, 614, 618
- set-dominant flip-flop 647
- setup time 242, 532, 533, 540, 541, 697, 709, 825
- setup-time margin 683
- seven-segment decoder 408, Dec-3
- seven-segment display 408, Dec-2
- sex CAD-7
- Shannon, Claude E. 185, 229
- shift-and-add multiplication 45
- shift-and-add multiplier 761, XSabl-18, XSbb-8, XSver-9, XSvhd-9
- shift-and-subtract division 47
- shift register 727–740, 759
  - cascaded 680
- shift-register counter 730
- shift registers
  - ABEL 740–748
  - Verilog 752–755
  - VHDL 748–752
- shrapnel BiPLD-2
- sidebars xviii
- sign 816
- signal, Verilog 296
- signal declaration, VHDL 260
- signal flags 356, 359
- signal keyword, VHDL 260
- signal name 348, 353, 386, CAD-3, Dec-3
- signal names 350
  - case sensitivity 354
  - in HDLs 354–355
  - vs. logic expressions 349
- signal-names
  - scope 355
- signal naming 355
- signal path 120
- signal-sensitivity list, VHDL 285–286
- signal-sensitivity matrix, VHDL 285
- signals vs. variables, VHDL 500, 752
- sign bit 34, 37
- signed arithmetic, Verilog 301
- signed division 48
- signed-magnitude adder 35
- signed-magnitude representation 50
- signed-magnitude subtractor 35
- signed-magnitude system 34
- signed multiplication 46–47
- signed vs. unsigned numbers 43
- sign extension 35, 37, 47, 77
- silicon-controlled rectifier (SCR) 113
  - parasitic 113
- simulation 11, 238, 241, 279, 282, 301, 310, 645, 662, 663, CAD-5
  - inefficiency CAD-6
  - Verilog 331–332
  - VHDL 285–286
  - vs. PLDs 11
- simulation cycle, Verilog 331, 332
- simulation cycle, VHDL 286
- simulation time, Verilog 331
- simulation time, VHDL 285
- simulator 9–10, 200, 240, 330, 337, 369, 507, CAD-5
  - Verilog 331–332
  - VHDL 285–286
- simultaneous input changes 590, 593, 594
- simultaneous switching 126, 127, 128
- single-ended input 172, ECL-3
- single error 58
- single stuck-at fault DFT-2
- single stuck-at fault model 255
- sinking current 106
  - TTL 162, TTL-3
- six-variable Karnaugh map 236
- Skahill, Kevin 336
- skew 172, ECL-3
- s1a, VHDL XCvhd-3
- slash (/) 344
- slave latch 532
- sledgehammer 113
- s11, VHDL XCvhd-3
- small-scale integration (SSI) 12, 22, 392, 566, 686, JKSM-3
- smart traffic lights XSabl-14, XSver-7, XSvhd-7
- sneak path 806
- Social Security 663
- software model CAD-6
- software tools 8–10, XSabl-4
  - for logic design 186
- soldering iron 8
- solder paste 17
- source, CMOS transistor 87
- source termination Zo-7
- sourcing current 106
  - TTL 162, TTL-4
- space/time trade-off 756, 758, XSbb-2
- specifications 8, 98–100, 102
- specs 8, 102, 342
- speed 5
  - CMOS 97, 114
  - combinational-circuit 208, 210
  - PAL 378
  - PLD 378
- speed of light Zo-1
- speed-power product 145
- Spencer, R. 174
- SPICE CAD-5
- spikes, current 124
- sra, VHDL XCvhd-3
- sr1, VHDL XCvhd-3
- S-R latch 121, 527, 530, 531, 534, 537, 645, 662, 694
  - with enable 530
- $\overline{S-R}$  latch 529
- S-set 230
- SSI (small-scale integration) 12
- stable 525
- stable total state 592, 603
- standard cell 16, 342
- standard-cell design 16

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.



- standard logic package, IEEE 1164
  - 261, 265, 266, 270
- standard MSI functions 342
- standby mode 815
- state 7, 522, 545
  - abnormal 584, 732, 733
  - coded 560
  - idle 560
  - initial 561, 562, 563
  - safe 616, 733
  - unused 584, 616
- state/output table 545, 547, 552, JKSM-2
- state adjacency diagram 605
- state assignment 567, 569, JKSM-3
- state diagram 545, 548, 552, 555, 570–576, 577, 680, JKSM-2
  - ABEL 614–621
  - synthesis 682
- state\_diagram, ABEL 613
- state keyword, ABEL 614
- state machine 542–570, 759, 769
  - ABEL coding style 629
  - cost 563, 565
  - decomposed XSbb-10
  - decomposition 587
  - design 2, 553, 554, 559, 566, 577, JKSM-3
  - documentation 680
  - inconsistent descriptions 681
  - pipelined output 629, 649
  - programs 682
  - reset 560
  - synthesis 577, 3
  - Verilog coding style 649
  - VHDL coding style 628
- state-machine description language 613, 680
- state-machine design vs. programming 555, 681
- state memory 542
  - Verilog 649
  - VHDL 628
- statements, Verilog 292
- state minimization 599, 604–605
- state name 547, 548
- states, total number of 560
- states, unused 560, 561, 563, 3
- state table 82, 547, 555, 592, 680
- state-table reduction 663
- state-value, ABEL 614
- state variable 522
- state-vector, ABEL 614
- static-0 hazard 225
- static-1 hazard 225
- static behavior 101
- static circuit behavior 97, 101
- static electricity 98, 113
- static hazard 602, 694, 717, 758
- static power dissipation 122
- static RAM (SRAM) 822–829
  - asynchronous 829
  - cell 823
- std\_logic\_1164 VHDL package 270
- std\_logic\_arith VHDL package 270, 467–468, 488, 502, 635, 637, 721
- std\_logic\_signed VHDL package 270, 468
- std\_logic\_unsigned VHDL package 270, 468
- std\_logic\_vector type, VHDL 265
- std\_logic type, VHDL 261, 427
- std\_ulogic type, VHDL 427
- steady-state behavior 101, 224
- Stone, Harold S. 229
- \$stop task, Verilog 329
- storage time 160, BJT-7
- stray capacitance 115
- stray inductance 124
- string
  - ABEL 244
  - VHDL 264
- strong typing, VHDL 262
- structural description
  - Verilog 306–310
  - VHDL 273–274
- structural design
  - Verilog 306–310
  - VHDL 273–274
- structural model CAD-5
- structural specification, Verilog 292
- structural Verilog code 505
- structural VHDL code 500
- structured logic device description 343
- Strunk, William, Jr. 508
- stupid mistakes CAD-4, CAD-7
  - See also dumb errors
- subcube 58
- submachine 587
- subtraction 32
- subtraction, Verilog 301
- subtractor 474
  - full 476
- subtractors 476–478
  - See also adders
- subtrahend 32, 32
- subtype, VHDL 262, 427
- subtype keyword, VHDL 261
- suggestive drawings 550
- sum bit 478
- sum-of-products expression 189, 193, 197, 201, 204, 207, 208, 209, Pmin-9
- sum term 197
- Sunnyvale, California 5, XSabl-13, XSver-6, XSvhd-5
- Superman 526
- surface-mount technology (SMT) 17, DFT-4, DFT-5
- suspended statement, Verilog 312
- suspended VHDL process 279
- switch 687
- switch debouncing 687–689
- switching, simultaneous 126, 127, 128
- switching algebra 184, 185–199, 229
  - adding out 189
  - ambiguous expression 188
  - associative law 188
  - binary operator 189
  - combining theorem 189
  - commutative law 188
  - consensus theorem 190
  - cover 189

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- covering theorem 189
  - DeMorgan's theorem 190
  - distributive law 189
  - duality 193
  - expression 186, 187
  - juxtaposition 187
  - multiplying out 189
  - parenthesization 188
  - precedence 187, 193
  - theorem 188
  - switching characteristics, TTL 169
  - switching noise 149, 152
  - switch model, CMOS 89
  - symbols, gate 346–347
  - symmetric output drive 143, 149, 368
  - synchronization pulse XSbb-2
  - synchronization signal 70
  - synchronizer 2, 759, 767
    - failure 770, 797
  - synchronizer, PLD-based 777
  - synchronizing sequence 624
  - synchronous 542
  - synchronous counter 711
  - synchronous design methodology 683
    - hazards in 228
  - synchronous DRAM (SDRAM) 835–840
    - See also SDRAM
  - synchronous parallel counter 712
  - synchronous preset, 22V10 707
  - synchronous serial counter 712
  - synchronous SRAM (SSRAM) 829
    - late-write with flow-through outputs 830
    - late-write with pipelined outputs 830
    - QDR 832
    - turn-around penalty 831, 832
    - ZBT with flow-through outputs 831
    - ZBT with pipelined outputs 832
    - zero-bus-turnaround (ZBT) 831
  - synchronous systems 679, 758–1-761
  - sync pulse XSbb-2
  - syndrome 64, 451, 452
  - Synopsys 270, 467, 502
  - Synopsys, Inc. 290, 633
  - synthesis 238, 242, 284, 289, 301, 304, 309, 311, 319, 325, 326, 330, 335, 470–472, 474, 490–493, 500, 502, 627, 647, 651, 656, 698, 701, 702, 727, 752
    - combinational-circuit 183
    - state-machine 577, 3
    - vs. design 184
  - synthesis tools 337
    - HDL 239
    - Verilog 290
    - VHDL 256
  - synthesizer 205, 314
    - HDL 239
  - system architect 344
  - system clock signal 628
  - system testing TTL-8
- T**
- T (tera-) 72
  - $\tau$ , metastability-resolution time constant 773, 775
  - T1 link 72, 73
  - $t_{AA}$  815, 825
  - $t_{ACS}$  815, 826
  - $t_{AH}$  826
  - tail lights 571
  - tape, magnetic 81
  - $t_{AS}$  826
  - task, Verilog 328
  - task call, Verilog 328
  - task definition, Verilog 328
  - task enable, Verilog 328
  - task keyword, Verilog 328
  - taxes XSabl-14, XSver-8, XSvhd-7
  - Taylor, Douglas 290, 336
  - T-bird tail lights 571–576, XSabl-2, XSabl-7, XSver-1, XSvhd-1
  - $t_{CF}$  708
  - $t_{clk}$  771
  - $t_{CO}$  708
  - $t_{comb}$  771
  - $t_{CSW}$  826
  - $t_{DH}$  826
  - $t_{DS}$  826
  - telephone system 4, 799, 816, XSbb-2
  - temperature 101, 102, 105, 363, 365, 593, 597, 775, Rel-3
  - template generator 240
  - temporary failure 58
  - tera- (T) 72
  - termination 103, 182, Zo-6–Zo-8
  - termination impedance Zo-2
  - test\_vectors, ABEL 245
  - test\_vectors keyword, ABEL 253
  - test bench 10, 240, 241, 336
    - Verilog 294, 326, 506, 648, 659–662
    - VHDL 279, 285, 287–289, 628, 641–644
  - test enable (TE) 536, DFT-5
  - test fixture DFT-2
  - test-generation program DFT-2
  - testing 535, 536, 623, DFT-1
  - testing, system TTL-8
  - test input, TI 536
  - test-input generation 740
  - test pads DFT-4
  - test points DFT-2
  - test vectors 383, 625, 644, 662, DFT-2
    - ABEL 245, 253–255, 622
  - Texas Instruments 508, 775, 788, 789, 859
  - text 53
  - text editor, HDL 239
  - $t_f$  115
  - T flip-flop 541, 711, 713, 727
    - with enable 541
  - $t_H$  708
  - theorem, switching algebra 188
  - The Phone Company (TPC) 4, 72, 73, XSbb-1
  - thermal concerns CAD-7
  - Thévenin equivalent 104
  - Thévenin resistance 104
  - Thévenin termination 182

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- Thévenin voltage 104
- three-state buffer 132, 418–424
- three-state bus 132, 690  
Verilog 431  
VHDL 427
- three-state driver 418
- three-state enable 418
- three-state output 132–133, 436, 690, TTL-10  
Verilog 430  
VHDL 427
- three-state output pin 424
- three-state outputs 154  
ABEL 424–427  
Verilog 430–432  
VHDL 427–430
- threshold 8
- threshold function 499
- threshold logic 230
- tick 542, 543
- tilde notation 186
- \$time function, Verilog 329
- time, modeling 284
- time keyword, Verilog 330
- timescale directive, Verilog 330
- time scale  
Verilog 330
- timeslot [XSbb-4](#)
- time to market 15, 23, 205
- timing 362–364, 708–709  
closure 370
- timing analysis 368, 764  
program 369  
tools 369
- timing analyzer 10, 240, 369
- timing control, Verilog 325–326, 330–331
- timing diagram 83, 343, 362, 550, 554, 557, 680, 682–686
- timing generator 744
- timing hazard 190
- timing margin 112, 683
- timing parameters, PLD 708–709
- timing skew 610  
output 747  
three-state-buffer 419
- timing specifications 362, 365–368, 680, 682–686  
MSI parts 367  
SSI parts 366
- timing table 363, 683
- timing verification 242, [CAD-5](#)  
post-fitting 242
- timing verifier 10, [CAD-5](#)
- Tin Toy* 5
- tiny-scale integration 14
- Tison, Pierre Pmin-9
- title statement, ABEL 244
- TL7705 558
- $T_o$  773
- $t_{OE}$  815, 826
- $t_{OH}$  815, 826
- to keyword, VHDL 263, 265
- tools 2
- total number of states 560
- total state 592, 593
- totem-pole output, TTL 161, [TTL-2](#)
- Tower of Babel 270
- $t_{OZ}$  815, 826
- $t_p$  (propagation delay) 120–122
- TPC *See* The Phone Company
- $t_{PD}$  708
- $t_{pHL}$  121
- $t_{pHZ}$  419
- $t_{pLH}$  121
- $t_{pLZ}$  419
- $t_{pZH}$  419
- $t_{pZL}$  419
- $t_r$  115, 771
- trace, PCB 17
- trademarks 373
- traditional logic symbols 386
- traffic-light controller 53  
*See also* Sunnyvale
- traffic lights 4
- transceiver 423, 424, 431
- transfer characteristic, CMOS 101, 130
- transfer function 524
- transient behavior 224
- transistor 804
- bipolar junction 84, 158–160, [BJT-1](#)–[BJT-3](#)
- MOS 85
- n*-channel MOS (NMOS) 87
- p*-channel MOS (PMOS) 87
- Schottky-clamped 160, [BJT-7](#)
- simulation [BJT-3](#)
- transistor-transistor logic (TTL) 81, 85, 155, 160–168, 171, [BiPLD-2](#), [ECL-1](#), [TTL-1](#)–[TTL-10](#)
- CMOS interfacing 103, 106, 142
- families 166
- fanout 164–165
- gates 368
- load 147
- logic levels 162
- noise margin 164, 165, [TTL-4](#), [TTL-6](#)
- noise margins 162
- open-collector output [TTL-10](#)
- output stage 161, [TTL-2](#)
- overall fanout 165, [TTL-6](#)
- PLA circuit [BiPLD-1](#)
- power consumption 124
- totem-pole output 161, [TTL-2](#)
- transition/excitation table 564
- transition equation 547, 551, 577, 578, [JKSM-1](#)
- transition expression 552, 553
- transition frequency 122, 145
- transition list 576–580, 680
- transition p-term 577
- transition-sensitive media 71
- transition statement 614
- transition s-term 579
- transition table 547, 552, 563, 591, [JKSM-2](#)
- transition time 97, 115–120, 131  
[TTL](#) 165, [TTL-6](#)
- translator 240
- transmission gate 18, 129–130, 516, 600
- transmission line [Zo-1](#)–[Zo-6](#)  
matching [Zo-3](#)  
reflections 131, 153, [Zo-2](#)

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- termination 103
  - transparent latch 531, 822
  - tri net type, Verilog 296
  - tri-state output 132
  - TRUE 3
  - true, Verilog 303
  - truth\_table keyword, ABEL 250
  - truth table 10, 19, 82, 196–199, 212, 213, 385, 564, 800, Dec-2, Pmin-1
    - ABEL 250, 613, ABEL-1 notation 385, 388, 434, Dec-2
  - $t_{\text{setup}}$  771, 771
  - $t_{\text{SU}}$  708
  - T suffix 143
  - TTL *See* transistor-transistor logic
  - TTL/CMOS interfacing 103, 106, 142
  - TTL vs. CMOS 85
  - tubes Diode-1
  - Turing machine 522
  - turn-around penalty, SSRAM 831, 832
  - turning the crank 2, 184, 554, 563, 576, 603, 608, 681, 710
  - TV 522
  - twisted-ring counter 735
  - two's complement 37, 77
  - two's-complement addition 39
  - two's-complement arithmetic 39–43
  - two's-complement multiplication 46
  - two's-complement subtraction 41
  - two-dimensional code 66
  - two-dimensional decoding 807, 827, 834
  - two-level AND-OR circuit 204, 208
  - two-level NAND-NAND circuit 204, 208
  - two-level NOR-NOR circuit 209
  - two-level OR-AND circuit 209
  - two-level sum-of-products expression 466
  - two-pass logic, PLD 395
  - two-phase latch design 765
  - two-phase latch machine 663
  - $t_{\text{WP}}$  826
  - type, VHDL 260
    - unresolved 427
  - type conversion, VHDL 267, XCvhdl-10
  - type keyword, VHDL 261
  - typical delay 363, 365
- ## U
- $\mu\text{A}$  (microampere) 88
  - $\mu$ -law PCM 816
  - unambiguous state diagram 573, 574
  - unary minus, Verilog 301
  - unary plus, Verilog 301
  - unlocked assignment operator, = 248
  - unlocked assignment operator, ABEL = 246
  - unlocked truth-table operator, ABEL -> 250
  - unconstrained array type, VHDL 265
  - undefined logic level 8
  - undefined logic value, CMOS 86
  - undefined region 115, BJT-6
  - underscore 354
    - Verilog 293
    - VHDL 258
  - underscore, Verilog 293
  - undershoot 153, Zo-5
  - unidirectional error 68
  - unidirectional shift register 730
  - uninitialized sequential circuit CAD-6
  - unisims library, Xilinx ISE 272
  - unit under test (UUT) 287, 332, 641, 659
  - universal shift register 730
  - unreset 558
  - unresolved type, VHDL 427
  - unsigned binary multiplication 45
  - unsigned division 47–48
  - unsigned multiplication 45–46
  - unstable total state 592
  - unused inputs 112
  - unused states 560, 561, 563, 584, 616, 3
  - up/down counter 716, 725
  - U.S. Department of Defense (DoD) 256
  - use clause, VHDL 270
  - user-defined type, VHDL 261
  - U.S. patents 74
  - UUT (unit under test) 287, 332, 641, 659
- ## V
- vacuum-tube logic 174
  - vacuum tubes Diode-1, Diode-2
  - Vantis Corporation 508
  - variable, Verilog 297
  - variable, VHDL 260, 279
  - variable-assignment statement, VHDL 280
  - variable declaration, Verilog 297
  - variable declaration, VHDL 260
  - variable keyword, VHDL 260, 279
  - variables vs. nets, Verilog 297–298
  - variables vs. signals, VHDL 752
  - $V_{\text{CC}}$  89
  - $V_{\text{CC}}$  bounce 128
  - $V_{\text{DD}}$  89
  - vector, Verilog 295, 299–302
  - vector net, Verilog 296
  - vector padding, Verilog 300
  - vector variable, Verilog 297
  - vee  $\vee$  187
  - Veitch, E. W. 229
  - Veitch diagram 229
  - verification 241
  - Verilog 9, 15, 22, 290–335
    - ! (logical NOT) 304
    - != (logical inequality) 304
    - ! vs.  $\sim$  304
    - # (delay specifier) 330
    - # (parameter substitution) 309
    - \$ (built-in functions and tasks) 293, 329
    - % (modulus) 301
    - && (logical AND) 304

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- & (AND) 296
- (subtraction) 301
- \* (multiplication) 301
- + (addition) 301
- / (division) 301
- < (less than) 304
- << (shift left) 301
- <= (less than or equal) 304
- <= (nonblocking assignment) 315
- <= vs. = 316
- = (blocking assignment) 315
- == (logical equality) 304
- = vs. <= 316
- > (greater than) 304
- >= (greater than or equal) 304
- >> (shift right) 301
- ?: (conditional operator) 305, 311, 431, 445, 492
- ? bit value 323
- [] (part-select operator) 752
- ^ (XOR) 296
- ^^ (XNOR) 296
- { } (concatenation operator) 300, 752
- | (OR) 296
- || (logical OR) 304
- ~ (NOT) 296
- ^^ (XNOR) 296
- ~ vs. ! 304
- addition 301
- always block 312
- always keyword 312
- ANSI-style port declarations 298
- arithmetic operators 301
- array 302
- array index 302
- assign keyword 293, 310, 330
- assignment-statement sizing 300
- begin-end block 317
- begin keyword 317
- behavioral description 312
- behavioral design 312–329
- behavioral specification 292
- bit select 300
- bit vector 295, 299–302
- bitwise boolean operators 295
- blocking assignment operator, = 315
- blocking assignment statement 315, 331, 648
- blocking vs. non-blocking assignments 648, 755
- boolean operators 295
- boolean reduction operators 302
- built-in gate types 306
- case keyword 321
- case sensitivity 293
- case statement 310, 321, 404
- casex keyword 323
- casex statement 323
- casez keyword 323
- casez statement 323
- coding style 291, 298, 299, 303, 304, 305, 314, 316, 317, 321, 322, 323, 325, 327, 333, 407, 648, 650, 652, 657, XSver-3
- comma in sensitivity list 314
- comments 293
- comparison 304
- compiler 305, 307, 322, 330
- component instantiation 307
- concatenation operator { } 300, 752
- concurrent statement 306
  - executing 312
  - suspended 312
- condition 318
- conditional operator ?: 305, 311, 431, 445, 492
- configuration management 293
- constants 299, 305
- continuous-assignment statement 310, 313, 431
- counters 725–727
- dataflow description 310–312
- dataflow design 310–312
- declarations 291
- `define directive 305
- `define vs. parameter 305
- defparam keyword 309
- delay statement 331
- delta delay 331
- disable keyword 326
- disable statement 326
- \$display task 329
- division 301
- else keyword 318
- end 317
- endcase keyword 321
- endgenerate keyword 310
- end keyword 317
- endmodule keyword 293, 294
- expression 303
- false 303
- file input/output 329
- forever statement 325
- for keyword 324
- for loop 324
- for statement 310, 324
- full case 322
- function 326
- function call 327
- function definition 326
- function keyword 326
- gate types, built-in 306
- generate XCver-6
- generate block 310
- generate keyword 310
- generate statement 506
- genvar keyword 310
- identifiers 293
- if keyword 318
- if statement 318, 404
- implicit sensitivity list 313
- `include directive 305
- infer a latch 314, 320, 322
- initial block 332
- initial keyword 332
- inout keyword 295, 328
- inout port 295
- input/output declarations 295, 327
- input keyword 293, 295, 327
- input port 294–295
- instance statement 307, 313
- integer keyword 297
- integer variable 297

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- keywords 293
- latches 701–702
- latch inference 314, 320, 322
- library 308
- literals 298–299
- logical expression 304
- logical operators 303–305
- logical vs. bitwise negation 755
- looping statement 324
- module 291
- module declaration 294
- module keyword 293, 294
- modulus 301
- \$monitor task 329
- \$monitoroff task 329
- \$monitoron task 329
- multidimensional array 302, 503
- multiplication 301
- negedge keyword 334, 646, 702
- nested if statement 318
- net 296
- net declaration 296
- nets vs. variables 297–298
- next-state logic 649
- nonblocking assignment 331
- nonblocking assignment operator, <= 315
- non-blocking assignment statement 648
- null statement 317
- operator precedence 303
- or keyword 312, 313, 314
- output keyword 293, 295, 328
- output logic 649
- output port 294–295
- parallel case 321
- parameter 309
- parameter declaration 299
- parameterized modules 309
- parameter keyword 299
- parameter substitution 309, 506
- part-select operator [] 300, 752
- port-association list 307, 308
- ports 294–295
- posedge keyword 334, 646, 702
- procedural code 312–329
- procedural statement 312, 313, 315
- process, simulator 331
- range specification 295
- registers 701–702
- reg variable 297
- reg vs. register 404, 405
- relational operators 303–304
- repeat statement 325
- replication operator  $n\{\}$  300
- reserved words 293
- scope 293
- semicolon 317
- sensitivity list 312–314, 331
  - implicit 313
- sensitivity matrix 331, 332
- shift registers 752–755
- signal 296
- signed arithmetic 301
- simulation 331–332
- simulation cycle 331
- simulation time 331
- simulator 331–332
  - event list 331–332, 662
- state-machine coding style 649
- state memory 649
- statements 292
  - executing 312
  - suspended 312
- \$stop task 329
- structural description 306–310
- structural design 306–310
- structural specification 292
- subtraction 301
- synthesis tools 290
- task 328
- task call 328
- task definition 328
- task enable 328
- task keyword 328
- test bench 326, 659–662
- three-state bus 431
- three-state output 430
- \$time function 329
- time keyword 330
- `timescale directive 330
- timing control 325–326, 330–331
- tri net type 296
- true 303
- unary minus 301
- unary plus 301
- variable 297
- variable declaration 297
- variables vs. nets 297–298
- vector 295, 299–302
- vector net 296
- vector padding 300
- vector variable 297
- vs. VHDL 295, 302, 310, 418
- while statement 325
- wire net type 296
- \$write task 329
- z bit value 323
- Verilog, time scale 330
- Verilog-1995 291, 293, 298, 303, 503
- Verilog-2001 291, 293, 298, 314, XCver-6
- Verilog HDL *See* Verilog
- very large-scale integration (VLSI) 13, 223
  - custom 381
- VHC (Very High-speed CMOS) 143
- VHCT (Very High-speed CMOS, TTL compatible) 143
- VHDL 9, 15, 20–21, 256–290
  - & (concatenation operator) 265, 751, XCvhd-3
  - (subtraction) 488
  - \* (multiplication) 502
  - + (addition) 488
  - /= (inequality) 276, 466
  - := (variable assignment) 280
  - < (less than) 276
  - <= (less than or equal) 276
  - = (equality) 276, 466
  - > (greater than) 276
  - >= (greater than or equal) 276
- actual parameters 265

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.

ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be reproduced, in any form or by any means, without permission in writing by the publisher.

- after keyword 284
- architecture 257
- architecture definition 257, 259
- architecture keyword 258
- arguments 265
- array 263
- array index 263
- array keyword 263
- array literal 264
- array slice 265
- array types 263
- assert statement 288
- attribute statement 633
- begin keyword 258
- behavioral description 278
- behavioral design 278–284
- bit\_vector type 260
- bit type 260
- boolean type 260, 261
- buffer keyword 259
- case keyword 282
- case sensitivity 258
- case statement 282
- character type 260, 261
- coding style 289–290
- comments 258
- compiler 257, 266, 269, 270, 294
- component declaration 272
- component keyword 272
- component statement 272
- concatenation operator & 265, 751, XCvhd-3
- concurrent signal-assignment statement 276
  - conditional 276
- concurrent statement 271
- conditional assignment 278
- configuration management 258
- constant declaration 263
- constant keyword 261
- constants 263
- CONV\_INTEGER function 268
- converting types 267
- counters 721–725
- dataflow description 275–278
- dataflow design 275–278
- delta delay 286
- design flow 241
- downto keyword 263, 265
- else keyword 258, 276, 281
- elsif keyword 281
- end keyword 258, 259
- entity 256
- entity declaration 257
- entity keyword 258, 259
- enum\_encoding attribute 633
- enumerated type 261, 630
- equality operator (=) 466
- event attribute 289, 625, 698
- excitation logic 628, 649
- exit statement 283
- explicit type conversion XCvhd-10
- false keyword 261
- for loop 282
- formal parameters 265
- function 265
- function call 265
- function declaration 271
- function definition 265
- function keyword 265
- generate statement 273, 500
- generic constant 274
- generic declaration 274
- generic keyword 274
- generic map clause 274
- identifiers 258
- IEEE 1164, standard logic package 261, 265, 266, 270
- IEEE standard 1076 270
- if statement 280
- impure function XCvhd-28
- in keyword 258, 259
- inout keyword 259
- integer type 260, 261
- is keyword 258, 259
- keywords 258
- latches 697–699
- library 269
- library clause 269
- multidimensional array 264, 497
- natural subtype 263
- next-state logic 628
- next statement 283
- not operator 258
- null statement 268
- operator overloading 266, 276
- operator precedence 276
- others keyword 264, 277, 282, 429
- out keyword 258, 259
- output logic 629
- overlaid functions 468, 488, 502
- package 269
  - numeric\_std 270
  - std\_logic\_1164 270
  - std\_logic\_arith 270, 467–468, 488, 502, 635, 637, 721
  - std\_logic\_signed 270, 468
  - std\_logic\_unsigned 270, 468
- package body keywords 271
- package keyword 271
- port 259
- port keyword 258, 259
- port map keywords 272
- predefined types 260
- procedure 269
- procedure call 269
- process 278
  - running 279
  - sensitivity list 279
  - suspended 279
- process keyword 278
- process statement 278
- pure function XCvhd-28
- range 262
- range attribute 268
- range keyword 262
- registers 697–701
- relational operators 276
- report statement 288
- reserved words 258
- resolution function 427

- resolved type 427
  - result 265
  - return keyword 265, 266
  - rol XCvhd-3
  - ror XCvhd-3
  - selected signal assignment 278
  - selected signal-assignment statement 277
  - select statement 399
  - sequential signal-assignment statement 279
  - sequential statements 265, 278–284
  - shift registers 748–752
  - signal declaration 260
  - signal keyword 260
  - signal-sensitivity list 285–286
  - signal-sensitivity matrix 285
  - signals vs. variables 500, 752
  - simulation 285–286
  - simulation cycle 286
  - simulation time 285
  - simulator 285–286
    - event list 285–286, 645
  - sla XCvhd-3
  - sll XCvhd-3
  - sra XCvhd-3
  - srl XCvhd-3
  - standard, IEEE 1076 270
  - state-machine coding style 628
  - state memory 628
  - std\_logic\_vector type 265
  - std\_logic type 261, 427
  - std\_ulogic type 427
  - string 264
  - strong typing 262
  - structural description 273–274
  - structural design 273–274
  - subtype 262, 427
  - subtype keyword 261
  - synthesis tools 256
  - test bench 287–289, 641–644
  - three-state bus 427
  - three-state output 427
  - to keyword 263, 265
  - type 260
  - type conversion XCvhd-10
  - type keyword 261
  - unconstrained array type 265
  - unresolved type 427
  - use clause 270
  - user-defined type 261
  - variable 260, 279
  - variable-assignment statement 280
  - variable declaration 260
  - variable keyword 260, 279
  - variables vs. signals 752
  - vs. Verilog 295, 302, 310, 418
  - wait statement 285
  - when keyword 258, 276
  - while loop 284
  - work library 269, 269, XCvhd-24
  - VHDL-1987 256, 336
  - VHDL-1993 256, 336
  - VHDL-2002 256, 336
  - VHSIC (Very High Speed Integrated Circuit) 256
  - $V_{IHmax}$ , TTL TTL-5
  - $V_{IHmin}$  102, 147
  - $V_{IHmin}$ , TTL 162, TTL-4
  - $V_{ILmax}$  102, 146
  - $V_{ILmax}$ , TTL 164, TTL-4, TTL-5
  - $V_{ILmax}$ , TTL 164
  - VLSI *See* very large-scale integration
  - $V_{OHmin}$  102
  - $V_{OHmin}$ , TTL 162, TTL-4
  - $V_{OHminC}$  148
  - $V_{OHminT}$  148
  - volatile memory 822
  - $V_{OLmax}$  102
  - $V_{OLmax}$ , TTL 164, TTL-4
  - $V_{OLmaxC}$  148
  - $V_{OLmaxT}$  148
  - Volpi, Mike xxiii
  - voltage, power-supply 365, 593, 597, 775
  - Vulcan 184
- ## W
- wafer 11
  - wait statement, VHDL 285
  - Wakerly, John F. 1, 73, 74
  - Wakerly, Kate xxiv
  - Waser, Shlomo 73
  - waveform editor 240
  - waveform viewer 337
  - wear-out mechanism Rel-3
  - WE-controlled write 826
  - wedge  $\wedge$  186
  - weight 26, 37, 46
    - of MSB 37
  - weighted code 50
  - Weldon, E. J. Jr. 74
  - when keyword, VHDL 258, 276
  - when statement, ABEL 248
  - while loop, VHDL 284
  - while statement, Verilog 325
  - White, E. B. 508
  - widget, iterative 756
  - widget, serial 756
  - Widmer, Albert 74
  - wimpy logic families 689
  - wired AND 138
  - wired logic 138
  - wire keyword, Verilog 296
  - wire lengths 242
  - wire type CAD-3
  - with statement, ABEL 620
  - word line 804
  - word processor 9, 10
  - working digital designers xvi
  - work library, VHDL 269, 269, XCvhd-24
  - worst-case delay 368
  - wrapper 257
  - wrist strap, conductive 113
  - \$write task, Verilog 329
  - writable compact disc (CD-R) 81
  - write cycle 825
    - SDRAM 838
  - write-enable (WE) input 822
  - write-pulse width 826
  - writing 344
  - www.ddpp.com xx–xxiii



www.DDPPonline.com xxi  
 www.prenhall.com/wakerlyinfo  
 xxii

## X

XC9500 CPLD 471, 493  
 Xilinx, Inc. xx, 508, 775, 789, 859  
   ISE (Integrated Software Environment) xx  
 Xilinx ISE 272, 336, 337, 493,  
   502, 627, 727  
 Xilinx University Program xxii  
 Xilinx XC4000 FPGAs 850–858  
 Xilinx XC9500 CPLD family  
   XSver-3, XSver-5  
 Xilinx XC9500 CPLDs 471, 493,  
   841–849  
 Xilinx XST synthesis tool 418  
 XNOR) gate 447  
 XNOR gate 233, 463, 715, 719  
 xnor gate, Verilog 306  
 XOR) gate 447  
 XOR function 234  
   ABEL 452  
   Verilog 454–457  
   VHDL 452–454  
 XOR gate 233, 234  
   as comparator 458  
 xor gate, Verilog 306  
 XOR operation 234  
 XOR structure 719

## Z

z bit value, Verilog 323  
 ZBT SSRAM with flow-through  
   outputs 831  
 ZBT SSRAM with pipelined  
   outputs 832  
 zener diode Diode-3  
 zero-bus-turnaround (ZBT)  
   SSRAM 831  
 zero-code suppression 73

Supplementary material to accompany *Digital Design Principles and Practices*, Fourth Edition, by John F. Wakerly.  
 ISBN 0-13-186389-4. © 2006 Pearson Education, Inc., Upper Saddle River, NJ. All rights reserved.

This material is protected under all copyright laws as they currently exist. No portion of this material may be  
 reproduced, in any form or by any means, without permission in writing by the publisher.